{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:35Z","timestamp":1750307255306,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973078","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"343-346","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Design and failure analysis of logic-compatible multilevel gain-cell-based dram for fault-tolerant VLSI systems"],"prefix":"10.1145","author":[{"given":"Pascal Andreas","family":"Meinerzhagen","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"given":"Onur","family":"Andi\u00e7","sequence":"additional","affiliation":[{"name":"ETHZ, Zurich, Switzerland"}]},{"given":"J\u00fcrg","family":"Treichler","sequence":"additional","affiliation":[{"name":"ETHZ, Zurich, Switzerland"}]},{"given":"Andreas Peter","family":"Burg","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"unstructured":"ITRS 2009. http:\/\/www.itrs.net.  ITRS 2009. http:\/\/www.itrs.net.","key":"e_1_3_2_1_1_1"},{"issue":"2","key":"e_1_3_2_1_2_1","first-page":"297","article-title":"A 16-Level\/Cell Dynamic Memory","volume":"22","author":"Aoki M.","year":"1987","unstructured":"M. Aoki A 16-Level\/Cell Dynamic Memory . JSSC , 22 ( 2 ): 297 -- 299 , 1987 . M. Aoki et al. A 16-Level\/Cell Dynamic Memory. JSSC, 22(2):297--299, 1987.","journal-title":"JSSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/ISVLSI.2005.48"},{"key":"e_1_3_2_1_4_1","first-page":"134","volume-title":"Regulated Bit-line Write Scheme and PVT-tracking Read Reference Bias. In Proc. VLSIC","author":"Chun K.","year":"2009","unstructured":"K. Chun A Sub-0.9 V Logic-compatible Embedded DRAM with Boosted 3T Gain Cell , Regulated Bit-line Write Scheme and PVT-tracking Read Reference Bias. In Proc. VLSIC , pages 134 -- 135 , 2009 . K. Chun et al. A Sub-0.9 V Logic-compatible Embedded DRAM with Boosted 3T Gain Cell, Regulated Bit-line Write Scheme and PVT-tracking Read Reference Bias. In Proc. VLSIC, pages 134--135, 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.5555\/938982.939708"},{"issue":"2","key":"e_1_3_2_1_6_1","first-page":"388","article-title":"An Experimental 2-bit\/Cell Storage DRAM for Macrocell or Memory-on-Logic Application","volume":"24","author":"Furuyama T.","year":"1989","unstructured":"T. Furuyama An Experimental 2-bit\/Cell Storage DRAM for Macrocell or Memory-on-Logic Application . JSSC , 24 ( 2 ): 388 -- 393 , 1989 . T. Furuyama et al. An Experimental 2-bit\/Cell Storage DRAM for Macrocell or Memory-on-Logic Application. JSSC, 24(2):388--393, 1989.","journal-title":"JSSC"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/JPROC.2010.2057230"},{"issue":"7","key":"e_1_3_2_1_8_1","first-page":"483","article-title":"A Sense and Restore Technique for Multilevel DRAM","volume":"43","author":"Gillingham P.","year":"1996","unstructured":"P. Gillingham A Sense and Restore Technique for Multilevel DRAM . TCAS-II , 43 ( 7 ): 483 -- 486 , 1996 . P. Gillingham et al. A Sense and Restore Technique for Multilevel DRAM. TCAS-II, 43(7):483--486, 1996.","journal-title":"TCAS-II"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/VLSIT.2000.852812"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511805172","volume-title":"Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication","author":"Kaeslin H.","year":"2008","unstructured":"H. Kaeslin . Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication . Cambridge University Press , 1 st edition, 2008 . H. Kaeslin. Digital Integrated Circuit Design: From VLSI Architectures to CMOS Fabrication. Cambridge University Press, 1st edition, 2008.","edition":"1"},{"key":"e_1_3_2_1_11_1","volume-title":"CMOS Digital Integrated Circuits: Analysis and Design","author":"Kang S.","year":"2003","unstructured":"S. Kang and Y. Leblebici . CMOS Digital Integrated Circuits: Analysis and Design . McGraw-Hill , 3 rd edition, 2003 . S. Kang and Y. Leblebici. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill, 3rd edition, 2003.","edition":"3"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/VLSIC.2004.1346552"},{"key":"e_1_3_2_1_13_1","first-page":"184","volume-title":"DRAM Cell with Gated Diode for Enhanced Speed and Retention Time. In Proc. VLSIC","author":"Luk W.","year":"2006","unstructured":"W. Luk A 3- Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention Time. In Proc. VLSIC , pages 184 -- 185 , 2006 . W. Luk et al. A 3-Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention Time. In Proc. VLSIC, pages 184--185, 2006."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/ACSSC.2010.5757661"},{"issue":"11","key":"e_1_3_2_1_15_1","first-page":"1743","article-title":"A Four-Level Storage 4-Gb DRAM","volume":"32","author":"Okuda T.","year":"1997","unstructured":"T. Okuda and T. Murotani . A Four-Level Storage 4-Gb DRAM . JSSC , 32 ( 11 ): 1743 -- 1747 , 1997 . T. Okuda and T. Murotani. A Four-Level Storage 4-Gb DRAM. JSSC, 32(11):1743--1747, 1997.","journal-title":"JSSC"},{"key":"e_1_3_2_1_16_1","first-page":"274","volume-title":"Proc. ISSCC","author":"Somasekhar D.","year":"2008","unstructured":"D. Somasekhar T Gain-Cell Memory Macro with 128GB\/s Bandwidth in a 65nm Logic Process . In Proc. ISSCC , pages 274 -- 613 , 2008 . D. Somasekhar et al. 2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB\/s Bandwidth in a 65nm Logic Process. In Proc. ISSCC, pages 274--613, 2008."}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '11","name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","location":"Lausanne Switzerland"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973078","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:23Z","timestamp":1750243943000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973078"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":16,"alternative-id":["10.1145\/1973009.1973078","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973078","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}