{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:34Z","timestamp":1750307254979,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973079","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"347-350","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Power efficient partial product compression"],"prefix":"10.1145","author":[{"given":"Chiu-wei","family":"Pan","sequence":"first","affiliation":[{"name":"University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhao","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanchen","family":"Song","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carl","family":"Sechen","sequence":"additional","affiliation":[{"name":"University of Texas at Dallas, Dallas, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Digital Arithmetic","author":"Ercegovac M. D.","year":"2004","unstructured":"M. D. Ercegovac and T. Lang , Digital Arithmetic , Morgan Kaufmann Publishers , 2004 . M. D. Ercegovac and T. Lang, Digital Arithmetic, Morgan Kaufmann Publishers, 2004."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"e_1_3_2_1_3_1","first-page":"349","volume":"34","author":"Dadda L.","year":"1965","unstructured":"L. Dadda , \"Some schemes for Parallel Multipliers,\" Alta Frequenza , vol. 34 , pp. 349 -- 356 , 1965 . L. Dadda, \"Some schemes for Parallel Multipliers,\" Alta Frequenza, vol. 34, pp. 349--356, 1965.","journal-title":"Alta Frequenza"},{"key":"e_1_3_2_1_4_1","volume-title":"Disclosure Bull.","volume":"23","author":"Weinberger A.","year":"1981","unstructured":"A. Weinberger , \" A 4:2 carry-save adder module,\" IBM Tech . Disclosure Bull. , vol. 23 , Jan. 1981 . A. Weinberger, \"A 4:2 carry-save adder module,\" IBM Tech. Disclosure Bull., vol. 23, Jan. 1981."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/598548.2813297"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"e_1_3_2_1_7_1","volume-title":"Sys. and Comp., Nov. 9--12","author":"Zimmermann R.","year":"2003","unstructured":"R. Zimmermann and D. Tran , \" Optimized synthesis of Sum- of-Products,\" Asilomar Conf. Sig ., Sys. and Comp., Nov. 9--12 , 2003 . R. Zimmermann and D. Tran, \"Optimized synthesis of Sum- of-Products,\" Asilomar Conf. Sig., Sys. and Comp., Nov. 9--12, 2003."},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. Design Auto. Test Europe (DATE) Conf., March 14--18","author":"Rahman M.","year":"2011","unstructured":"M. Rahman , H. Tennakoon , C. Sechen , \"Power Reduction via Near-Optimal Library-Based Cell-Size Selection\" , Proc. Design Auto. Test Europe (DATE) Conf., March 14--18 , 2011 , Grenoble, France. M. Rahman, H. Tennakoon, C. Sechen, \"Power Reduction via Near-Optimal Library-Based Cell-Size Selection\", Proc. Design Auto. Test Europe (DATE) Conf., March 14--18, 2011, Grenoble, France."},{"key":"e_1_3_2_1_9_1","volume-title":"Static Timing Analysis for Nanometer Designs","author":"Chadha R.","year":"2009","unstructured":"R. Chadha and J. Bhasker , Static Timing Analysis for Nanometer Designs , Springer , 2009 . R. Chadha and J. Bhasker, Static Timing Analysis for Nanometer Designs, Springer, 2009."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/78.370614"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973079","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973079"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":10,"alternative-id":["10.1145\/1973009.1973079","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973079","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}