{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:07Z","timestamp":1759147087449,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973084","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"367-370","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["SIAR"],"prefix":"10.1145","author":[{"given":"Fan","family":"Yang","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Qiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Yici","family":"Cai","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Cadence Design Systems Inc. White Paper Mixed-signal Design Challenges and Requirements 2009.  Cadence Design Systems Inc. White Paper Mixed-signal Design Challenges and Requirements 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.1989.5468182"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1514932.1514952"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.238611"},{"key":"e_1_3_2_1_5_1","first-page":"618","volume-title":"Proc. of ISQED","author":"Yang Y.","year":"2010"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278601"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373200"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337505"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/832284.835490"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840872"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129880"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2009.5410838"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/339492.339614"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270299"},{"key":"e_1_3_2_1_15_1","unstructured":"J. Dion and L. M. Monier. A tile-based gridless router Western Res.Lab. Palo Alto Western Research Laboratory Research Rep95\/3.  J. Dion and L. M. Monier. A tile-based gridless router Western Res.Lab. Palo Alto Western Research Laboratory Research Rep95\/3."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891381"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"J.K. Ousterhout. Corner stitching: a data-structuring technique for VLSI layout tools. IEEE trans. on CAD 3(1) pp.87--100 1984.  J.K. Ousterhout. Corner stitching: a data-structuring technique for VLSI layout tools. IEEE trans. on CAD 3(1) pp.87--100 1984.","DOI":"10.1109\/TCAD.1984.1270061"},{"key":"e_1_3_2_1_18_1","unstructured":"Laker User Manual SpringSoft Inc. http:\/\/www.springsoft.com.  Laker User Manual SpringSoft Inc. http:\/\/www.springsoft.com."}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973084","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973084"}},"subtitle":["splitting-graph-based interactive analog router"],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":18,"alternative-id":["10.1145\/1973009.1973084","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973084","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}