{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:35Z","timestamp":1750307255380,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973090","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"387-390","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Efficient realization of RTD-CMOS logic gates"],"prefix":"10.1145","author":[{"given":"Juan","family":"N\u00fa\u00f1ez","sequence":"first","affiliation":[{"name":"IMSE-CNM-CSIC and University of Seville, Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mar\u00eda J.","family":"Avedillo","sequence":"additional","affiliation":[{"name":"IMSE-CNM-CSIC and University of Seville, Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 M.","family":"Quintana","sequence":"additional","affiliation":[{"name":"IMSE-CNM-CSIC and University of Seville, Sevilla, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.663544"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIPRM.2006.1634108"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2013462"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2004.1367807"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20046078"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873379"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.1007"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2030989"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796801"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20081284"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833668"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2009.5166303"},{"key":"e_1_3_2_1_13_1","volume-title":"Tunnel Diode and CMOS\/HBT Integration Workshop","author":"Seabaugh A.","year":"1999","unstructured":"Seabaugh A. , \" Promise of Tunnel Diode Integrated Circuits\" , Tunnel Diode and CMOS\/HBT Integration Workshop , December , 1999 . Seabaugh A., \"Promise of Tunnel Diode Integrated Circuits\", Tunnel Diode and CMOS\/HBT Integration Workshop, December, 1999."},{"key":"e_1_3_2_1_14_1","volume-title":"European Conference on Circuit Theory and Design","author":"Shriram Kulkarni","year":"2001","unstructured":"Shriram Kulkarni and Pinaki Mazumder, \" Edge-Triggered Flip -Flop Circuit Based on Resonant-Tunneling Diodes and MOSFETs\" European Conference on Circuit Theory and Design , August , 2001 . Shriram Kulkarni and Pinaki Mazumder, \"Edge-Triggered Flip-Flop Circuit Based on Resonant-Tunneling Diodes and MOSFETs\" European Conference on Circuit Theory and Design, August, 2001."},{"key":"e_1_3_2_1_15_1","volume-title":"IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Hui Zhang","year":"2004","unstructured":"Hui Zhang , Pinaki Mazumder and Kyounghoon Yang, \" Resonant unneling diode based QMOS edge triggered flip-flop design \", IEEE International Symposium on Circuits and Systems (ISCAS) , 2004 . Hui Zhang, Pinaki Mazumder and Kyounghoon Yang, \"Resonant unneling diode based QMOS edge triggered flip-flop design\", IEEE International Symposium on Circuits and Systems (ISCAS), 2004."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.894161"},{"key":"e_1_3_2_1_17_1","first-page":"1382","volume-title":"Electronics Letters. 42. (24)","author":"Pettenghi H.","year":"2006","unstructured":"Pettenghi , H. , Single phase clock scheme for MOBILE logic gates\". Electronics Letters. 42. (24) . pp. 1382 -- 1383 . Nov. 2006 . Pettenghi, H., et al., \"Single phase clock scheme for MOBILE logic gates\". Electronics Letters. 42. (24). pp. 1382--1383. Nov. 2006."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"e_1_3_2_1_19_1","volume-title":"EU IST Report LOCOM no. 28","author":"Prost","year":"2000","unstructured":"W. Prost et al. : EU IST Report LOCOM no. 28 844 Dec. 2000 . W. Prost et al.: EU IST Report LOCOM no. 28 844 Dec. 2000."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCS.2005.1509862"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810056"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973090","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973090"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":21,"alternative-id":["10.1145\/1973009.1973090","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973090","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}