{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:35Z","timestamp":1750307255870,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973095","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"407-410","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Integrated logic synthesis using simulated annealing"],"prefix":"10.1145","author":[{"given":"Petra","family":"F\u00e4rm","sequence":"first","affiliation":[{"name":"Royal Institute of Technology, Kista, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elena","family":"Dubrova","sequence":"additional","affiliation":[{"name":"Royal Institute of Technology, Kista, Sweden"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Kuehlmann","sequence":"additional","affiliation":[{"name":"Cadence Berkeley Labs, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Design Automation and Test in Europe","author":"Chai D.","year":"2006","unstructured":"D. Chai and A. Kuehlmann . Building a better Boolean matcher and symmetry detector . In Design Automation and Test in Europe , 2006 . D. Chai and A. Kuehlmann. Building a better Boolean matcher and symmetry detector. In Design Automation and Test in Europe, 2006."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120776"},{"key":"e_1_3_2_1_3_1","first-page":"561","volume-title":"Proceedings of the IEEE International Conference on Computer Design","author":"Gonsalves G.","year":"1986","unstructured":"G. Gonsalves . Logic synthesis using simulated annealing . In Proceedings of the IEEE International Conference on Computer Design , pages 561 -- 564 , Port Chester , October 1986 . G. Gonsalves. Logic synthesis using simulated annealing. In Proceedings of the IEEE International Conference on Computer Design, pages 561--564, Port Chester, October 1986."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-0817-5","volume-title":"Logic synthesis and verification","author":"Hassoun S.","year":"2002","unstructured":"S. Hassoun and T. Sasao , editors . Logic synthesis and verification . Kluwer academic publishers, 2002 . S. Hassoun and T. Sasao, editors. Logic synthesis and verification. Kluwer academic publishers, 2002."},{"key":"e_1_3_2_1_5_1","unstructured":"http:\/\/www.si2.org\/openaccess\/.  http:\/\/www.si2.org\/openaccess\/."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"e_1_3_2_1_8_1","first-page":"348","volume-title":"Proceedings of International Conference on Computer-Aided Design","author":"Lam J.","year":"1988","unstructured":"J. Lam and J.-M. Delmoste . Logic minimization using simulated annealing . In Proceedings of International Conference on Computer-Aided Design , pages 348 -- 352 , Santa Clara, California , November 1988 . J. Lam and J.-M. Delmoste. Logic minimization using simulated annealing. In Proceedings of International Conference on Computer-Aided Design, pages 348--352, Santa Clara, California, November 1988."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01582166"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1627-5","volume-title":"The Annealing Algorithm","author":"Otten R. H. J. M.","year":"1989","unstructured":"R. H. J. M. Otten and L. P. P. P. van Ginneken . The Annealing Algorithm . Kluwer Academic Publishers , Boston\/Dordrecht\/ London , 1989 . R. H. J. M. Otten and L. P. P. P. van Ginneken. The Annealing Algorithm. Kluwer Academic Publishers, Boston\/Dordrecht\/London, 1989."}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973095","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973095","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973095"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":10,"alternative-id":["10.1145\/1973009.1973095","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973095","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}