{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:49Z","timestamp":1759146529616,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973096","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"411-414","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A geometric programming aided knowledge based approach for analog circuit synthesis and sizing"],"prefix":"10.1145","author":[{"given":"Supriyo","family":"Maji","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, Kharagpur, India"}]},{"given":"Pradip","family":"Mandal","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Kharagpur, Kharagpur, India"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/43.848091"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/217474.217566"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/43.905672"},{"key":"e_1_3_2_1_4_1","volume-title":"Optimization of Phase-Locked Loop Circuits via Geometric Programming","author":"Colleran D. M.","year":"2003","unstructured":"D. M. Colleran \" Optimization of Phase-Locked Loop Circuits via Geometric Programming \", IEEE CICC , 2003 . D. M. Colleran et al. \"Optimization of Phase-Locked Loop Circuits via Geometric Programming\", IEEE CICC, 2003."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1109\/43.489099"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1109\/43.46777"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. Brown\/MlT Adv. Res. VLSI and Parallel Syst. Providence, RI: MIT","author":"Ochotta E. S.","year":"1992","unstructured":"E. S. Ochotta synthesis of high-performance linear analog circuits \", Proc. Brown\/MlT Adv. Res. VLSI and Parallel Syst. Providence, RI: MIT , Mar , 1992 . E. S. Ochotta et al. \"Equation-free synthesis of high-performance linear analog circuits\", Proc. Brown\/MlT Adv. Res. VLSI and Parallel Syst. Providence, RI: MIT, Mar, 1992."},{"key":"e_1_3_2_1_8_1","first-page":"594","volume-title":"ICCAD","author":"Medeiro F.","year":"1994","unstructured":"F. Medeiro statistical optimization-based approach for automated sizing of analog circuits \", ICCAD , Nov , 1994 . pp. 594 -- 597 . F. Medeiro et al. \"A statistical optimization-based approach for automated sizing of analog circuits\", ICCAD, Nov, 1994. pp. 594--597."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1109\/TCAD.2002.804109"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1391469.1391483"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/4.102664"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/43.31523"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/43.372366"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1109\/JSSC.1987.1052861"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/43.44506"},{"key":"e_1_3_2_1_16_1","volume-title":"DATE","author":"Palmers P.","year":"2009","unstructured":"P. Palmers \" Massively Multi-Topology Sizing of Analog Integrated Circuits \", DATE , 2009 . P. Palmers et al. \"Massively Multi-Topology Sizing of Analog Integrated Circuits\", DATE, 2009."},{"key":"e_1_3_2_1_17_1","volume-title":"ICCAD","author":"McConaghy T.","year":"2008","unstructured":"T. McConaghy \" Automated Extraction of Expert Knowledge in Analog Topology Selection and Sizing \", ICCAD , 2008 . T. McConaghy et al. \"Automated Extraction of Expert Knowledge in Analog Topology Selection and Sizing\", ICCAD, 2008."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TCAD.2003.810742"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"acronym":"GLSVLSI '11","name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","location":"Lausanne Switzerland"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973096","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973096"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":18,"alternative-id":["10.1145\/1973009.1973096","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973096","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}