{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:35Z","timestamp":1750307255600,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973098","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"419-422","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Efficient method to compute minimum decision chains of Boolean functions"],"prefix":"10.1145","author":[{"given":"Mayler G.A.","family":"Martins","sequence":"first","affiliation":[{"name":"UFRGS, Porto Alegre - RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Callegaro","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre - RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre - RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre - RS, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Verification and Test. Morgan Kaufmann","author":"Wang L. T.","year":"2009","unstructured":"L. T. Wang , Y. W. Chang , K. T. Cheng , Electronic Design Automation : Synthesis , Verification and Test. Morgan Kaufmann , 2009 . L. T. Wang, Y. W. Chang, K. T. Cheng, Electronic Design Automation: Synthesis, Verification and Test. Morgan Kaufmann, 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","volume-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"Brayton R.","year":"1984","unstructured":"R. Brayton , G. Hachtel , C. McMullen , A. Sangiovanni-Vincentelli , Logic Minimization Algorithms for VLSI Synthesis , Kluwer Academic Publishers , 1984 . R. Brayton, G. Hachtel, C. McMullen, A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, 1984."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378356"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.250190"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37985"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.51"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2006.329250"},{"issue":"5","key":"e_1_3_2_1_9_1","article-title":"Minimization of Boolean functions","volume":"35","author":"McCluskey E. J.","year":"1956","unstructured":"E. J. McCluskey , \" Minimization of Boolean functions .\" The Bell System Tech. Journal , vol. 35 , no. 5 , Nov. 1956 . E. J. McCluskey, \"Minimization of Boolean functions.\" The Bell System Tech. Journal, vol.35, no.5, Nov.1956.","journal-title":"Journal"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"e_1_3_2_1_11_1","first-page":"229","volume-title":"ICCD","author":"Martins M. G. A.","year":"2010","unstructured":"M. G. A. Martins , L. S. Rosa Jr ., A. B. R. Rasmussen , R. P. Ribas , A. I. Reis , \"Boolean Factoring with multiple objective goals \". ICCD 2010 , pp. 229 -- 234 . M. G. A. Martins, L. S. Rosa Jr., A. B. R. Rasmussen, R. P. Ribas, A. I. Reis, \"Boolean Factoring with multiple objective goals\". ICCD 2010, pp. 229--234."},{"key":"e_1_3_2_1_12_1","first-page":"439","volume-title":"ICCAD","author":"Hlavicka Jan","year":"2001","unstructured":"Jan Hlavicka , Petr Fiser , \" BOOM - a Heuristic Boolean Minimizer\". ICCAD 2001 , pp. 439 -- 442 . Jan Hlavicka, Petr Fiser, \"BOOM - a Heuristic Boolean Minimizer\". ICCAD 2001, pp. 439--442."},{"key":"e_1_3_2_1_13_1","first-page":"58","volume-title":"IBERCHIP","author":"Correia V.P.","year":"2001","unstructured":"V.P. Correia , A.I. Reis . \" Classifying n- Input Boolean Functions\". IBERCHIP 2001 , pp. 58 -- 66 . V.P.Correia, A.I.Reis. \"Classifying n-Input Boolean Functions\". IBERCHIP 2001, pp. 58--66."}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973098","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973098"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":13,"alternative-id":["10.1145\/1973009.1973098","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973098","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}