{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T07:06:08Z","timestamp":1769238368222,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973104","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"431-436","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Design of MRAM based logic circuits and its applications"],"prefix":"10.1145","author":[{"given":"Weisheng","family":"Zhao","sequence":"first","affiliation":[{"name":"IEF, Univ. Paris-Sud 11 & CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lionel","family":"Torres","sequence":"additional","affiliation":[{"name":"LIRMM, Univ. Montpellier 2 & CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoann","family":"Guillemenet","sequence":"additional","affiliation":[{"name":"LIRMM, Univ. Montpellier 2 & CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu\u00eds Vit\u00f3rio","family":"Cargnini","sequence":"additional","affiliation":[{"name":"LIRMM, Univ. Montpellier 2 & CNRS, Montpellier, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yahya","family":"Lakys","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud 11 & CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques-Olivier","family":"Klein","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud 11 & CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dafine","family":"Ravelosona","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud 11 & CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Sassatelli","sequence":"additional","affiliation":[{"name":"LIRMM, Univ. Montpellier 2 & CNRS, Montpellier , France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claude","family":"Chappert","sequence":"additional","affiliation":[{"name":"IEF, Univ. Paris-Sud 11 & CNRS, Orsay, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Boston: Pearson\/Addison-Wesley.","author":"Weste N H E","year":"2010","unstructured":"Weste , N H E . and Harris , D M , 2010 , \"CMOS VLSI Design: A Circuits and Systems Perspective\" Fourth Edition . Boston: Pearson\/Addison-Wesley. Weste, N H E. and Harris, D M, 2010, \"CMOS VLSI Design: A Circuits and Systems Perspective\" Fourth Edition. Boston: Pearson\/Addison-Wesley."},{"key":"e_1_3_2_1_2_1","unstructured":"Kang S and Leblebici Y 2002 \"CMOS Digital Integrated Circuits\" Third Edition McGrawHill publisher.   Kang S and Leblebici Y 2002 \"CMOS Digital Integrated Circuits\" Third Edition McGrawHill publisher."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"e_1_3_2_1_4_1","first-page":"893","volume-title":"IEEE International Electron Devices Meeting (IEDM), USA","author":"Slaughter J M","year":"2005","unstructured":"Slaughter , J M , 2005 , IEEE International Electron Devices Meeting (IEDM), USA , pp. 893 -- 896 . Slaughter, J M et al., 2005, IEEE International Electron Devices Meeting (IEDM), USA, pp.893--896."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2034380"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"e_1_3_2_1_7_1","first-page":"754","volume-title":"USA","author":"Kund M","year":"2005","unstructured":"Kund , M , 2005 , IEEE IEDM , USA , pp. 754 -- 757 . Kund, M et al., 2005, IEEE IEDM, USA, pp. 754--757."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1065389"},{"key":"e_1_3_2_1_10_1","unstructured":"Everspin. http:\/\/www.everspin.com\/  Everspin. http:\/\/www.everspin.com\/"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165218"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0081"},{"key":"e_1_3_2_1_13_1","first-page":"480","volume-title":"Proc in International Solid-State Circuts Conference (ISSCC), USA","author":"Kawahara T","year":"2007","unstructured":"Kawahara , T , 2007 , Proc in International Solid-State Circuts Conference (ISSCC), USA , p. 480 -- 483 . Kawahara, T et al., 2007, Proc in International Solid-State Circuts Conference (ISSCC), USA, p. 480--483."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1145799"},{"key":"e_1_3_2_1_15_1","first-page":"279","volume-title":"C J et al","author":"Lin","year":"2009","unstructured":"Lin , C J et al ., 2009 , \"45nm Low power CMOS logic compatible embedded STT-MRAM utilizing a reverse-connection 1T\/1MTJ cell\" IEEE IEDM , pp. 279 -- 282 . Lin, C J et al., 2009, \"45nm Low power CMOS logic compatible embedded STT-MRAM utilizing a reverse-connection 1T\/1MTJ cell\" IEEE IEDM, pp.279--282."},{"key":"e_1_3_2_1_16_1","first-page":"258","volume-title":"K et al","author":"Tsuchida","year":"2010","unstructured":"Tsuchida , K et al ., 2010 , IEEE ISSCC , pp. 258 -- 259 . Tsuchida, K et al., 2010, IEEE ISSCC, pp.258--259."},{"key":"e_1_3_2_1_17_1","unstructured":"International Roadmap for semiconductor (ITRS) 2007 and 2008 Update ERD section.  International Roadmap for semiconductor (ITRS) 2007 and 2008 Update ERD section."},{"key":"e_1_3_2_1_18_1","first-page":"399","article-title":"Spin-MTJ based Non-Volatile Flip-Flop","author":"Zhao W S","year":"2007","unstructured":"Zhao , W S , 2007 , \" Spin-MTJ based Non-Volatile Flip-Flop \" Proc. of IEEE-NANO , pp. 399 -- 402 . Zhao, W S et al., 2007, \"Spin-MTJ based Non-Volatile Flip-Flop\" Proc. of IEEE-NANO, pp. 399--402.","journal-title":"Proc. of IEEE-NANO"},{"key":"e_1_3_2_1_19_1","unstructured":"ProASIC data sheet www.actel.com  ProASIC data sheet www.actel.com"},{"key":"e_1_3_2_1_20_1","first-page":"52","article-title":"FUJITSU Science and Technology","volume":"39","author":"Michiya O","year":"2003","unstructured":"Michiya , O and Shoichi , M , 2003 , FUJITSU Science and Technology . Journal. 39 , pp. 52 -- 61 . Michiya, O and Shoichi, M, 2003, FUJITSU Science and Technology. Journal. 39, pp.52--61.","journal-title":"Journal."},{"key":"e_1_3_2_1_21_1","first-page":"89","volume-title":"IEEE Symp. Very Large Scale Integr. Technologys","author":"Wang M","year":"2010","unstructured":"Wang , M , 2010 , \" A Novel CuxSiyO Resistive Memory in Logic Technology with Excellent Data Retention and Resistance Distribution for Embedded Applications \", IEEE Symp. Very Large Scale Integr. Technologys , pp. 89 -- 90 . Wang, M et al., 2010, \"A Novel CuxSiyO Resistive Memory in Logic Technology with Excellent Data Retention and Resistance Distribution for Embedded Applications\", IEEE Symp. Very Large Scale Integr. Technologys, pp. 89--90."},{"key":"e_1_3_2_1_22_1","volume-title":"B J et al","author":"Yu","year":"2010","unstructured":"Yu , B J et al ., 2010 , \"Programmable Logic Block of FPGA using Phase-Change Memory device\" US Patent 0148821. Yu, B J et al., 2010, \"Programmable Logic Block of FPGA using Phase-Change Memory device\" US Patent 0148821."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.372806"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629974"},{"key":"e_1_3_2_1_26_1","first-page":"80","volume-title":"IEEE Symp. Very Large Scale Integr. (VLSI) Circuits","author":"Suzuki D","year":"2009","unstructured":"Suzuki , D , 2009 , \" Fabrication of a Nonvolatile Lookup-Table Circuit Chip Using Magneto\/Semiconductor-Hybrid Structure for an Immediate-Power-Up Field Programmable Gate Array \", IEEE Symp. Very Large Scale Integr. (VLSI) Circuits , Kyoto, Japan , pp. 80 -- 81 . Suzuki, D et al., 2009, \"Fabrication of a Nonvolatile Lookup-Table Circuit Chip Using Magneto\/Semiconductor-Hybrid Structure for an Immediate-Power-Up Field Programmable Gate Array\", IEEE Symp. Very Large Scale Integr. (VLSI) Circuits, Kyoto, Japan, pp. 80--81."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.090204"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672095"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785519"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534918"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0019"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.100.057206"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2857"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1595"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1038\/nphys1436"},{"key":"e_1_3_2_1_38_1","unstructured":"Virtex-III data sheet www.xilinx.com  Virtex-III data sheet www.xilinx.com"},{"key":"e_1_3_2_1_39_1","first-page":"31","volume-title":"ERSA","author":"Torres L","year":"2010","unstructured":"Torres , L , Guillemenet , Y , Ahmed , S, Z , 2010 , \" A Dynamic Reconfigurable MRAM based FPGA \", ERSA 2010, Las Vegas, USA , pp. 31 -- 40 . Torres, L, Guillemenet, Y, Ahmed, S, Z, 2010, \"A Dynamic Reconfigurable MRAM based FPGA\", ERSA 2010, Las Vegas, USA, pp. 31--40."},{"key":"e_1_3_2_1_40_1","first-page":"323","volume-title":"Tunisia","author":"Zhao W S","year":"2006","unstructured":"Zhao , W S , 2006 , \" A non-volatile Flip-Flop in Magnetic FPGA chip\" IEEE International Conference on Design & Test of Integrated , Tunisia , pp. 323 -- 327 . Zhao, W S et al., 2006, \"A non-volatile Flip-Flop in Magnetic FPGA chip\" IEEE International Conference on Design & Test of Integrated, Tunisia, pp.323--327."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.21"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.910495"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2010.31"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.1108813"},{"key":"e_1_3_2_1_46_1","first-page":"239","article-title":"Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs","author":"Sun G Y","year":"2009","unstructured":"Sun , G Y , , 2009 , \" Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs \" Procs. Of HPCA , pp. 239 -- 249 . Sun, G Y, et al., 2009, \"Novel Architecture of the 3D Stacked MRAM L2 Cache for CMPs\" Procs. Of HPCA, pp.239--249.","journal-title":"Procs. Of HPCA"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Lakys Y etal 2010 \"low power high reliability magnetic flip-flop\" Electronics letters Vol.46 pp.1493--1494.  Lakys Y et al. 2010 \"low power high reliability magnetic flip-flop\" Electronics letters Vol.46 pp.1493--1494.","DOI":"10.1049\/el.2010.2039"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.10"},{"key":"e_1_3_2_1_49_1","volume-title":"Non-Volatile Memories Workshop, UCSD.","author":"Kang S. H.","year":"2010","unstructured":"Kang , S. H. , 2010 , \" Embedded STT-MRAM for Mobile Applications: Enabling Advanced Chip Architectures \", Non-Volatile Memories Workshop, UCSD. Kang, S. H., 2010, \"Embedded STT-MRAM for Mobile Applications: Enabling Advanced Chip Architectures\", Non-Volatile Memories Workshop, UCSD."}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","location":"Lausanne Switzerland","acronym":"GLSVLSI '11","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"]},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973104","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973104","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973104"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":49,"alternative-id":["10.1145\/1973009.1973104","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973104","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}