{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:27:35Z","timestamp":1750307255658,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,2]],"date-time":"2011-05-02T00:00:00Z","timestamp":1304294400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,2]]},"DOI":"10.1145\/1973009.1973106","type":"proceedings-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T12:48:54Z","timestamp":1304426934000},"page":"439-444","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Enabling architectural innovations using non-volatile memory"],"prefix":"10.1145","author":[{"given":"Vijaykrishnan","family":"Narayanan","sequence":"first","affiliation":[{"name":"Pennsylvania State University, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinay","family":"Saripalli","sequence":"additional","affiliation":[{"name":"Penn State, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Swaminathan","sequence":"additional","affiliation":[{"name":"Penn State, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravindhiran","family":"Mukundrajan","sequence":"additional","affiliation":[{"name":"Penn State, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangyu","family":"Sun","sequence":"additional","affiliation":[{"name":"Penn State University, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Penn State, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[{"name":"Penn State, University Park, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"J. Howard et.al. \"A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS \" Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010 IEEE International vol. no. pp.108--109 7-11 Feb. 2010  J. Howard et.al. \"A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS \" Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 2010 IEEE International vol. no. pp.108--109 7-11 Feb. 2010"},{"key":"e_1_3_2_1_2_1","unstructured":"Tilera: TILE-GX Processor family. http:\/\/www.tilera.com\/sites\/default\/files\/productbriefs\/PB025_TILE-Gx_Processor_A_v3.pdf  Tilera: TILE-GX Processor family. http:\/\/www.tilera.com\/sites\/default\/files\/productbriefs\/PB025_TILE-Gx_Processor_A_v3.pdf"},{"key":"e_1_3_2_1_3_1","first-page":"4","volume-title":"EDM Technical Digest. IEEE International","author":"Mueller","year":"2005"},{"volume-title":"Proc. of NASA Military\/Aerospace Programmable Logic Device Conference","year":"2008","author":"O'Brien Quarrie","key":"e_1_3_2_1_4_1"},{"volume-title":"Conference in High Performance Computer Architecture","year":"2011","author":"Yoon","key":"e_1_3_2_1_5_1"},{"key":"e_1_3_2_1_6_1","unstructured":"Everspin: The 16 Mbit MRAM chip (http:\/\/www.mram-info.com\/everspin-introduces-new-16-mb-mram)  Everspin: The 16 Mbit MRAM chip (http:\/\/www.mram-info.com\/everspin-introduces-new-16-mb-mram)"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654117"},{"first-page":"31","volume-title":"Proc of International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) 2010","author":"Torres Y.","key":"e_1_3_2_1_9_1"},{"volume-title":"Conference in High Performance Computer Architecture","year":"2011","author":"Smullen V.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366204"},{"key":"e_1_3_2_1_12_1","unstructured":"X.Wu et.al. \"Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories \" In Design Automation and Test in Europe (DATE) 2009.   X.Wu et.al. \"Power and Performance of Read-Write Aware Hybrid Caches with Non-volatile Memories \" In Design Automation and Test in Europe (DATE) 2009."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424355"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.901273"},{"key":"e_1_3_2_1_17_1","first-page":"181","volume-title":"15th Asia and South Pacific Design Automation Conf. (ASPDAC)","author":"Singh K.","year":"2010"}],"event":{"name":"GLSVLSI '11: Great Lakes Symposium on VLSI 2011","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CEDA","IEEE CASS"],"location":"Lausanne Switzerland","acronym":"GLSVLSI '11"},"container-title":["Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973106","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1973009.1973106","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:52:24Z","timestamp":1750243944000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1973009.1973106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,2]]},"references-count":16,"alternative-id":["10.1145\/1973009.1973106","10.1145\/1973009"],"URL":"https:\/\/doi.org\/10.1145\/1973009.1973106","relation":{},"subject":[],"published":{"date-parts":[[2011,5,2]]},"assertion":[{"value":"2011-05-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}