{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T20:06:45Z","timestamp":1779048405023,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,2,25]],"date-time":"2011-02-25T00:00:00Z","timestamp":1298592000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,2,25]]},"DOI":"10.1145\/1980022.1980218","type":"proceedings-article","created":{"date-parts":[[2011,5,17]],"date-time":"2011-05-17T08:59:14Z","timestamp":1305622754000},"page":"917-921","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Simulation based performance analysis of PLL at 450MHz"],"prefix":"10.1145","author":[{"given":"B. K.","family":"Mishra","sequence":"first","affiliation":[{"name":"Thakur college of Engg. & Tech., Kandivali (E), Mumbai"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Save","sequence":"additional","affiliation":[{"name":"Thakur college of Engg. & Tech., Kandivali (E), Mumbai"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Patil","sequence":"additional","affiliation":[{"name":"Thakur college of Engg. & Tech., Kandivali (E), Mumbai"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,2,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1971.5218002"},{"key":"e_1_3_2_1_2_1","volume-title":"Monolithic Phase-Locked Loops and Clock Recovery Circuits","author":"Razavi B.","year":"2003","unstructured":"B. Razavi (ed.), Monolithic Phase-Locked Loops and Clock Recovery Circuits, IEEE 2003."},{"key":"e_1_3_2_1_3_1","unstructured":"Gursharan Reehal A Digital Frequency Synthesizer Using Phase Locked Loop Technique\" 1998"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"e_1_3_2_1_5_1","volume-title":"Phase lock Techniques","author":"Gardner F. M","year":"1979","unstructured":"F. M Gardner, Phase lock Techniques, 2nd ed., John-Wiley & Sons, Inc., NY, 1979.","edition":"2"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819130"},{"key":"e_1_3_2_1_7_1","volume-title":"Design of phase-Locked loop based on SIMULINK","author":"Liu","unstructured":"Liu yu-zhen, Design of phase-Locked loop based on SIMULINK, Liaoning Technical University's Transaction, vo. 23, no. 2, pp. 236--237, 2004."},{"key":"e_1_3_2_1_8_1","first-page":"918","volume-title":"Fast locking scheme for PLL frequency synthesiser Electronics Letters","author":"Liu L. C.","year":"2004","unstructured":"L. C. Liu and B. H. Li, Fast locking scheme for PLL frequency synthesiser Electronics Letters, vol. 40, pp. 918--920, July 2004"},{"key":"e_1_3_2_1_9_1","volume-title":"PLL Design Equations &amp","author":"Allen P. E.","unstructured":"P. E. Allen, PLL Design Equations & PLL Measurement\" ECE 6440 - Frequency Synthesizers"},{"key":"e_1_3_2_1_10_1","volume-title":"Phase-Locked Loops: Theory, Design and Applications","author":"Best R. E.","year":"1984","unstructured":"R. E. Best, Phase-Locked Loops: Theory, Design and Applications. New York McGraw-Hill, 1984"},{"key":"e_1_3_2_1_11_1","volume-title":"Phase-Locked Loops: Design, Simulation, and Applications","author":"Best R. E.","year":"1999","unstructured":"R. E. Best, Phase-Locked Loops: Design, Simulation, and Applications, 4th edition, McGraw-Hill, 1999 (4th edition)","edition":"4"},{"key":"e_1_3_2_1_12_1","volume-title":"IJCSNS International Journal of Computer Science and Network Security, VOL. 10 No.","author":"Telba T. A.","year":"2010","unstructured":"T. A. Telba and Abdulhameed Al-MazrooA, Wideband Low Jitter Frequency Synthesizer Modeling and Simulation, IJCSNS International Journal of Computer Science and Network Security, VOL. 10 No. 1, January 2010"},{"key":"e_1_3_2_1_13_1","volume-title":"International journal of VLSI design &amp","author":"Belorkar Ms.","unstructured":"Ms. Ujwala A. Belorkar and Dr. S. A. Ladhake, Dssign of loe power phase Locked Loop (PLL) using 45NM VLSI TECHNOLOGY, International journal of VLSI design & Communication Systems (LSICS), Vol. 1, No. 2, June 2010"},{"key":"e_1_3_2_1_14_1","unstructured":"www.mathwork.com"}],"event":{"name":"ICWET '11: International Conference & Workshop on Emerging Trends in Technology","location":"Mumbai Maharashtra India","acronym":"ICWET '11","sponsor":["Thakur College Of Engg. & Tech Thakur College Of Engineering & Technology","SIGAI ACM Special Interest Group on Artificial Intelligence"]},"container-title":["Proceedings of the International Conference & Workshop on Emerging Trends in Technology"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1980022.1980218","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1980022.1980218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,17]],"date-time":"2026-05-17T19:35:34Z","timestamp":1779046534000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1980022.1980218"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2,25]]},"references-count":14,"alternative-id":["10.1145\/1980022.1980218","10.1145\/1980022"],"URL":"https:\/\/doi.org\/10.1145\/1980022.1980218","relation":{},"subject":[],"published":{"date-parts":[[2011,2,25]]},"assertion":[{"value":"2011-02-25","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}