{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:23Z","timestamp":1750307303044,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/1989493.1989503","type":"proceedings-article","created":{"date-parts":[[2011,6,8]],"date-time":"2011-06-08T14:36:21Z","timestamp":1307543781000},"page":"75-84","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Location-based memory fences"],"prefix":"10.1145","author":[{"given":"Edya","family":"Ladan-Mozes","sequence":"first","affiliation":[{"name":"MIT, Cambridge, MA, USA"}]},{"given":"I-Ting Angelina","family":"Lee","sequence":"additional","affiliation":[{"name":"MIT, Cambridge, MA, USA"}]},{"given":"Dmitry","family":"Vyukov","sequence":"additional","affiliation":[{"name":"OOO Google, Moscow, Russian Fed."}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Advanced Micro Devices. AMD64 Architecture Programmer's Manual Volume 2: System Programming June 2010.  Advanced Micro Devices. AMD64 Architecture Programmer's Manual Volume 2: System Programming June 2010."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/277651.277678"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/209936.209958"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/324133.324234"},{"volume-title":"Sun Microsystems Inc.","year":"2001","author":"Dice Dave","key":"e_1_3_2_1_6_1"},{"volume-title":"Sun Microsystems Inc.","year":"2003","author":"Dice Dave","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","unstructured":"David Dice. David Dice's Weblog: http:\/\/blogs.sun.com\/dave\/entry\/biased_locking_in_hotspot#comments 2006.  David Dice. David Dice's Weblog: http:\/\/blogs.sun.com\/dave\/entry\/biased_locking_in_hotspot#comments 2006."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/365559.365617"},{"volume-title":"Programming Languages.","year":"1968","author":"Dijkstra E. W.","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277725"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/4472.4478"},{"key":"e_1_3_2_1_13_1","unstructured":"John L. Hennessy and David A. Patterson. Computer Architecture: a Quantitative Approach. Morgan Kaufmann San Francisco CA fourth edition 2007.   John L. Hennessy and David A. Patterson. Computer Architecture: a Quantitative Approach. Morgan Kaufmann San Francisco CA fourth edition 2007."},{"key":"e_1_3_2_1_14_1","unstructured":"Intel Corporation. A Formal Specification of Intel Itanium Processor Family Memory Ordering October 2011.  Intel Corporation. A Formal Specification of Intel Itanium Processor Family Memory Ordering October 2011."},{"key":"e_1_3_2_1_15_1","unstructured":"Intel Corporation. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide Part 1 January 2011.  Intel Corporation. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide Part 1 January 2011."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/582419.582433"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/73141.74825"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/361082.361093"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675439"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854312"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-24851-4_26"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/0020-0190(81)90106-X"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854287"},{"volume-title":"PTR Prentice Hall","year":"1994","author":"David","key":"e_1_3_2_1_24_1"}],"event":{"name":"SPAA '11: 23rd ACM Symposium on Parallelism in Algorithms and Architectures","sponsor":["SIGACT ACM Special Interest Group on Algorithms and Computation Theory","SIGARCH ACM Special Interest Group on Computer Architecture","EATCS European Association for Theoretical Computer Science"],"location":"San Jose California USA","acronym":"SPAA '11"},"container-title":["Proceedings of the twenty-third annual ACM symposium on Parallelism in algorithms and architectures"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1989493.1989503","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1989493.1989503","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:56Z","timestamp":1750244396000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1989493.1989503"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":23,"alternative-id":["10.1145\/1989493.1989503","10.1145\/1989493"],"URL":"https:\/\/doi.org\/10.1145\/1989493.1989503","relation":{},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}