{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:42Z","timestamp":1772164002490,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/1993498.1993520","type":"proceedings-article","created":{"date-parts":[[2011,6,6]],"date-time":"2011-06-06T07:53:52Z","timestamp":1307346832000},"page":"175-186","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":178,"title":["Understanding POWER multiprocessors"],"prefix":"10.1145","author":[{"given":"Susmit","family":"Sarkar","sequence":"first","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"given":"Peter","family":"Sewell","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"given":"Jade","family":"Alglave","sequence":"additional","affiliation":[{"name":"Oxford University, Oxford, United Kingdom"}]},{"given":"Luc","family":"Maranget","sequence":"additional","affiliation":[{"name":"INRIA, Rocquencourt, France"}]},{"given":"Derek","family":"Williams","sequence":"additional","affiliation":[{"name":"IBM Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2003.1199067"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1481839.1481842"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_25"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1987389.1987395"},{"key":"e_1_3_2_1_7_1","volume-title":"October","author":"ARM.","year":"2008","unstructured":"ARM. ARM Barrier Litmus Tests and Cookbook , October 2008 . PRD 03-GENC-007826 2.0. ARM. ARM Barrier Litmus Tests and Cookbook, October 2008. PRD03-GENC-007826 2.0."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375581.1375591"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1926385.1926394"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353528"},{"key":"e_1_3_2_1_11_1","volume-title":"Reasoning about parallel architectures","author":"Collier W.W.","year":"1992","unstructured":"W.W. Collier . Reasoning about parallel architectures . Prentice-Hall, Inc. , 1992 . W.W. Collier. Reasoning about parallel architectures. Prentice-Hall, Inc., 1992."},{"key":"e_1_3_2_1_13_1","volume-title":"ISCA","author":"Dubois M.","year":"1986","unstructured":"M. Dubois , C. Scheurich , and F. Briggs . Memory access buffering in multiprocessors . In ISCA , 1986 . M. Dubois, C. Scheurich, and F. Briggs. Memory access buffering in multiprocessors. In ISCA, 1986."},{"key":"e_1_3_2_1_14_1","volume-title":"WRL Research Report, 95(9)","author":"Gharachorloo K.","year":"1995","unstructured":"K. Gharachorloo . Memory consistency models for shared-memory multiprocessors. WRL Research Report, 95(9) , 1995 . K. Gharachorloo. Memory consistency models for shared-memory multiprocessors. WRL Research Report, 95(9), 1995."},{"key":"e_1_3_2_1_15_1","volume-title":"A formal specification of Intel Itanium processor family memory ordering","year":"2002","unstructured":"Intel. A formal specification of Intel Itanium processor family memory ordering , 2002 . developer.intel.com\/design\/itanium\/downloads\/251429.htm. Intel. A formal specification of Intel Itanium processor family memory ordering, 2002. developer.intel.com\/design\/itanium\/downloads\/251429.htm."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022969405325"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.38"},{"key":"e_1_3_2_1_18_1","unstructured":"D. Lea. The JSR-133 cookbook for compiler writers. http:\/\/gee.cs.oswego.edu\/dl\/jmm\/cookbook.html.  D. Lea. The JSR-133 cookbook for compiler writers. http:\/\/gee.cs.oswego.edu\/dl\/jmm\/cookbook.html."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_1_20_1","volume-title":"The PowerPC architecture: a specification for a new family of RISC processors","author":"May C.","year":"1994","unstructured":"C. May , E. Silha , R. Simpson , and H. Warren , editors . The PowerPC architecture: a specification for a new family of RISC processors . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 1994 . C. May, E. Silha, R. Simpson, and H. Warren, editors. The PowerPC architecture: a specification for a new family of RISC processors. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 1994."},{"key":"e_1_3_2_1_21_1","unstructured":"S. Owens P. B\u00f6hm F. Zappa Nardelli and P. Sewell. Lightweight tools for heavyweight semantics. Submitted for publication http:\/\/www.cl.cam.ac.uk\/ so294\/lem\/.  S. Owens P. B\u00f6hm F. Zappa Nardelli and P. Sewell. Lightweight tools for heavyweight semantics. Submitted for publication http:\/\/www.cl.cam.ac.uk\/ so294\/lem\/."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-03359-9_27"},{"key":"e_1_3_2_1_23_1","unstructured":"Power ISA\u2122 Version 2.06. IBM 2009.  Power ISA\u2122 Version 2.06. IBM 2009."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.372352"},{"key":"e_1_3_2_1_25_1","first-page":"25","volume-title":"Scalable Shared Memory Multiprocessors","author":"Sindhu P. S.","year":"1991","unstructured":"P. S. Sindhu , J.-M. Frailong , and M. Cekleov . Formal specification of memory models . In Scalable Shared Memory Multiprocessors , pages 25 -- 42 . Kluwer , 1991 . P. S. Sindhu, J.-M. Frailong, and M. Cekleov. Formal specification of memory models. In Scalable Shared Memory Multiprocessors, pages 25--42. Kluwer, 1991."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_1_27_1","first-page":"I9308","author":"Architecture Manual The SPARC","year":"1992","unstructured":"The SPARC Architecture Manual , V. 8. SPARC International , Inc. , 1992 . Revision SAV080S I9308 . http:\/\/www.sparc.org\/standards\/V8.pdf. The SPARC Architecture Manual, V. 8. SPARC International, Inc., 1992. Revision SAV080SI9308. http:\/\/www.sparc.org\/standards\/V8.pdf.","journal-title":"Inc."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993520"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1480881.1480929"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39724-3_9"}],"event":{"name":"PLDI '11: ACM SIGPLAN Conference on Programming Language Design and Implementation","location":"San Jose California USA","acronym":"PLDI '11","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1993498.1993520","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1993498.1993520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:05:46Z","timestamp":1750230346000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1993498.1993520"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":29,"alternative-id":["10.1145\/1993498.1993520","10.1145\/1993498"],"URL":"https:\/\/doi.org\/10.1145\/1993498.1993520","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1993316.1993520","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}