{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T02:24:37Z","timestamp":1773887077824,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,13]],"date-time":"2011-06-13T00:00:00Z","timestamp":1307923200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000145","name":"Division of Information and Intelligent Systems","doi-asserted-by":"publisher","award":["IIS-0915956IIS-1049898"],"award-info":[{"award-number":["IIS-0915956IIS-1049898"]}],"id":[{"id":"10.13039\/100000145","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,13]]},"DOI":"10.1145\/1995441.1995442","type":"proceedings-article","created":{"date-parts":[[2011,6,14]],"date-time":"2011-06-14T14:45:32Z","timestamp":1308062732000},"page":"1-9","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":51,"title":["Scalable aggregation on multicore processors"],"prefix":"10.1145","author":[{"given":"Yang","family":"Ye","sequence":"first","affiliation":[{"name":"Columbia University, New York NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenneth A.","family":"Ross","sequence":"additional","affiliation":[{"name":"Columbia University, New York NY"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Norases","family":"Vesdapunt","sequence":"additional","affiliation":[{"name":"Columbia University, New York NY"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"VLDB","author":"Boncz P. A.","year":"1999","unstructured":"P. A. Boncz , S. Manegold , and M. L. Kersten . Database architecture optimized for the new bottleneck: Memory Access . In VLDB , 1999 . P. A. Boncz, S. Manegold, and M. L. Kersten. Database architecture optimized for the new bottleneck: Memory Access. In VLDB, 1999."},{"key":"e_1_3_2_1_2_1","volume-title":"VLDB","author":"Ailamaki A.","year":"1999","unstructured":"A. Ailamaki , D. J. DeWitt , M. Hill , and D. A. Wood . DBMSs on a modern processor: Where does time go ? In VLDB , 1999 . A. Ailamaki, D. J. DeWitt, M. Hill, and D. A. Wood. DBMSs on a modern processor: Where does time go? In VLDB, 1999."},{"key":"e_1_3_2_1_3_1","volume-title":"VLDB","author":"Zhou J.","year":"2005","unstructured":"J. Zhou Improving database performance on simultaneous multithreading processors . In VLDB , 2005 . J. Zhou et al. Improving database performance on simultaneous multithreading processors. In VLDB, 2005."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807167.1807221"},{"key":"e_1_3_2_1_5_1","unstructured":"D. Kanter. The Common System Interface: Intel's Future Interconnect. http:\/\/www.realworldtech.com\/page.cfm?ArticleID=RWT082807020032&p=5  D. Kanter. The Common System Interface: Intel's Future Interconnect. http:\/\/www.realworldtech.com\/page.cfm?ArticleID=RWT082807020032&p=5"},{"key":"e_1_3_2_1_6_1","unstructured":"D. Kanter. Inside Nehalem: Intel's Future Processor and System. http:\/\/www.realworldtech.com\/page.cfm?ArticleID=RWT040208182719&p=7  D. Kanter. Inside Nehalem: Intel's Future Processor and System. http:\/\/www.realworldtech.com\/page.cfm?ArticleID=RWT040208182719&p=7"},{"key":"e_1_3_2_1_7_1","volume-title":"VLDB","author":"Cieslewicz J.","year":"2007","unstructured":"J. Cieslewicz and Kenneth A. Ross . Adaptive aggregation on chip multiprocessors . In VLDB , 2007 . J. Cieslewicz and Kenneth A. Ross. Adaptive aggregation on chip multiprocessors. In VLDB, 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/191839.191886"},{"key":"e_1_3_2_1_9_1","unstructured":"D. d Levinthal. Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 processors. http:\/software.intel.com\/sites\/products\/collateral\/hpc\/vtune\/performance_analysis_guide.pdf.  D. d Levinthal. Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 processors. http:\/software.intel.com\/sites\/products\/collateral\/hpc\/vtune\/performance_analysis_guide.pdf."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_3_2_1_11_1","unstructured":"Intel 64 and IA-32 Architecture Optimization Reference Manual. www.intel.com\/Assets\/ja_JP\/PDF\/manual\/248966.pdf.  Intel 64 and IA-32 Architecture Optimization Reference Manual. www.intel.com\/Assets\/ja_JP\/PDF\/manual\/248966.pdf."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1457150.1457156"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/223784.223801"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/977401.978128"}],"event":{"name":"SIGMOD\/PODS '11: International Conference on Management of Data","location":"Athens Greece","acronym":"SIGMOD\/PODS '11","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"]},"container-title":["Proceedings of the Seventh International Workshop on Data Management on New Hardware"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1995441.1995442","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1995441.1995442","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:59Z","timestamp":1750244399000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1995441.1995442"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,13]]},"references-count":14,"alternative-id":["10.1145\/1995441.1995442","10.1145\/1995441"],"URL":"https:\/\/doi.org\/10.1145\/1995441.1995442","relation":{},"subject":[],"published":{"date-parts":[[2011,6,13]]},"assertion":[{"value":"2011-06-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}