{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:25Z","timestamp":1750307305439,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,31]],"date-time":"2011-05-31T00:00:00Z","timestamp":1306800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,31]]},"DOI":"10.1145\/1995896.1995918","type":"proceedings-article","created":{"date-parts":[[2011,6,8]],"date-time":"2011-06-08T14:36:21Z","timestamp":1307543781000},"page":"141-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Optimizing throughput\/power trade-offs in hardware transactional memory using DVFS and intelligent scheduling"],"prefix":"10.1145","author":[{"given":"Clay","family":"Hughes","sequence":"first","affiliation":[{"name":"Florida State University, Panama City, FL, USA"}]},{"given":"Tao","family":"Li","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, FL, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,5,31]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088164"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339657"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250697"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11515-8_6"},{"volume-title":"Transactional Memory Coherence and Consistency. In International Symposium on Computer Architecture","year":"2005","author":"Hammond L.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781137"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306790"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280894"},{"volume-title":"Per-Core DVFS Using On-Chip Switching Regulators. In International Symposium on High-Performance Computer Architecture","year":"2008","author":"Kim W.","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241609"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.25"},{"volume-title":"Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors. In International Symposium on High-Performance Computer Architecture","year":"2006","author":"Li J.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110213"},{"volume-title":"D. On the Use of Microarchitecure-Driven Dynamic Voltage Scaling. In Workshop on Complexity-Effective Design","year":"2000","author":"Marcalescu","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"McGowen R. Poirier C. A. Bostak C. Ignowski J. Millican M. Parks W. H. and Naffziger S. Power and Temperature Control on a 90nm Itanium Family Processor. Journal of Solid-State Circuits (2006).  McGowen R. Poirier C. A. Bostak C. Ignowski J. Millican M. Parks W. H. and Naffziger S. Power and Temperature Control on a 90nm Itanium Family Processor. Journal of Solid-State Circuits (2006).","DOI":"10.1109\/JSSC.2005.859902"},{"volume-title":"STAMP: Stanford Transactional Applications for Multi-Processing. In IEEE International Symposium on Workload Characterization","year":"2008","author":"Minh C. C.","key":"e_1_3_2_1_19_1"},{"volume-title":"LogTM: Log-based Transactional Memory. In International Symposium on High-Performance Computer Architecture","year":"2006","author":"Moore K. E.","key":"e_1_3_2_1_20_1"},{"volume-title":"Locks. In Workshop on Memory Performance Issues","year":"2006","author":"Moreshet T.","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2008.18"},{"volume-title":"TransPlant: A Parameterized Methodology For Generating Transactional Memory Workloads. In International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems","year":"2009","author":"Poe J.","key":"e_1_3_2_1_23_1"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331713"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5160971"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"volume-title":"HP Labs","year":"2006","author":"Tarjan D.","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"e_1_3_2_1_30_1","first-page":"7","volume":"29","author":"Wang J.","year":"1994","journal-title":"New Efficient Designs for XOR and XNOR Functions on the Transistor Level. IEEE Journal of Solid-State Circuits"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521793"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"volume-title":"University of Virginia","year":"2003","author":"Zhang Y.","key":"e_1_3_2_1_35_1"}],"event":{"name":"ICS '11: International Conference on Supercomputing","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Tucson Arizona USA","acronym":"ICS '11"},"container-title":["Proceedings of the international conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1995896.1995918","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1995896.1995918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T10:59:59Z","timestamp":1750244399000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1995896.1995918"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,31]]},"references-count":35,"alternative-id":["10.1145\/1995896.1995918","10.1145\/1995896"],"URL":"https:\/\/doi.org\/10.1145\/1995896.1995918","relation":{},"subject":[],"published":{"date-parts":[[2011,5,31]]},"assertion":[{"value":"2011-05-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}