{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:45:59Z","timestamp":1776444359105,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,14]],"date-time":"2011-06-14T00:00:00Z","timestamp":1308009600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,14]]},"DOI":"10.1145\/1998582.1998590","type":"proceedings-article","created":{"date-parts":[[2011,6,21]],"date-time":"2011-06-21T13:47:14Z","timestamp":1308664034000},"page":"31-40","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":229,"title":["Memory power management via dynamic voltage\/frequency scaling"],"prefix":"10.1145","author":[{"given":"Howard","family":"David","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Chris","family":"Fallin","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]},{"given":"Eugene","family":"Gorbatov","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Ulf R.","family":"Hanebutte","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, Pittsburgh, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,6,14]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658649"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_3_2_1_3_1","volume-title":"Birkhauser","author":"Bhat U. N.","year":"2008"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.217"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840883"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876438"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/513918.514095"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950392"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1766991.1767007"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088188"},{"key":"e_1_3_2_1_13_1","unstructured":"A. Glew. MLP yes! ILP no! ASPLOS 1998.  A. Glew. MLP yes! ILP no! ASPLOS 1998."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247340.1247345"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077696"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"e_1_3_2_1_17_1","unstructured":"IDT. SSTE2882HLB (DDR3 Register \/ PLL) Datasheet. http:\/\/www.idt.com\/?catID=18710992.  IDT. SSTE2882HLB (DDR3 Register \/ PLL) Datasheet. http:\/\/www.idt.com\/?catID=18710992."},{"key":"e_1_3_2_1_18_1","unstructured":"Intel Corporation. Intel memory 3-sigma power analysis methodology. http:\/\/edc.intel.com\/.  Intel Corporation. Intel memory 3-sigma power analysis methodology. http:\/\/edc.intel.com\/."},{"key":"e_1_3_2_1_19_1","volume-title":"Wiley--IEEE Press","author":"Keeth B.","year":"2007"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250701"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1375457.1375496"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"e_1_3_2_1_24_1","unstructured":"Micron Technology Inc. 2Gb: x4 x8 x16 DDR3 SDRAM (datasheet). http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/2Gb_DDR3_SDRAM.pdf.  Micron Technology Inc. 2Gb: x4 x8 x16 DDR3 SDRAM (datasheet). http:\/\/download.micron.com\/pdf\/datasheets\/dram\/ddr3\/2Gb_DDR3_SDRAM.pdf."},{"key":"e_1_3_2_1_25_1","unstructured":"Micron Technology Inc. Tn-41-01: calculating memory system power for DDR3. http:\/\/download.micron.com\/pdf\/technotes\/ddr3\/TN41_01DDR3%20Power.pdf.  Micron Technology Inc. Tn-41-01: calculating memory system power for DDR3. http:\/\/download.micron.com\/pdf\/technotes\/ddr3\/TN41_01DDR3%20Power.pdf."},{"key":"e_1_3_2_1_26_1","unstructured":"Micron Technology Inc. Tn-46-05: general DDR SDRAM functionality. http:\/\/download.micron.com\/pdf\/technotes\/TN4605.pdf.  Micron Technology Inc. Tn-46-05: general DDR SDRAM functionality. http:\/\/download.micron.com\/pdf\/technotes\/TN4605.pdf."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.40"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598120"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581249"},{"key":"e_1_3_2_1_32_1","volume-title":"Performance Evaluation Corporation. SPEC CPU2006","year":"2006"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"e_1_3_2_1_34_1","volume-title":"HotPower","author":"Tolia N.","year":"2008"},{"key":"e_1_3_2_1_36_1","unstructured":"M. Weiser etal Scheduling for reduced CPU energy. OSDI-1 1994.   M. Weiser et al. Scheduling for reduced CPU energy. OSDI-1 1994."}],"event":{"name":"ICAC '11: 8th International Conference on Autonomic Computing","location":"Karlsruhe Germany","acronym":"ICAC '11","sponsor":["IEEE","University of Arizona University of Arizona","SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 8th ACM international conference on Autonomic computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1998582.1998590","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1998582.1998590","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:06:14Z","timestamp":1750244774000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1998582.1998590"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,14]]},"references-count":35,"alternative-id":["10.1145\/1998582.1998590","10.1145\/1998582"],"URL":"https:\/\/doi.org\/10.1145\/1998582.1998590","relation":{},"subject":[],"published":{"date-parts":[[2011,6,14]]},"assertion":[{"value":"2011-06-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}