{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:38Z","timestamp":1750307318791,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1145\/1999946.1999954","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T17:34:50Z","timestamp":1309282490000},"page":"41-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Prevention flow-control for low latency torus Networks-on-Chip"],"prefix":"10.1145","author":[{"given":"Arpit","family":"Joshi","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Madras"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Madhu","family":"Mutyam","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Madras"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.21148"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/523991.938951"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_6_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.532115"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/645608.662017"},{"key":"e_1_3_2_1_10_1","volume-title":"Interconnection Networks: An Engineering Approach","author":"Duato J.","year":"2002","unstructured":"J. Duato , S. Yalamanchili , and N. Lionel . Interconnection Networks: An Engineering Approach . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2002 . J. Duato, S. Yalamanchili, and N. Lionel. Interconnection Networks: An Engineering Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2002."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"key":"e_1_3_2_1_12_1","volume-title":"2nd generation intel\u00ae core#8482","author":"Kahn O.","year":"2010","unstructured":"O. Kahn , and B. Valentine . 2nd generation intel\u00ae core#8482 ; microarchitecture: New processor innovations. http:\/\/intelstudios.edgesuite.net\/idf\/ 2010 \/sf\/ti\/100913_ARCS001\/index.htm, Sept. 2010. O. Kahn, and B. Valentine. 2nd generation intel\u00ae core#8482; microarchitecture: New processor innovations. http:\/\/intelstudios.edgesuite.net\/idf\/2010\/sf\/ti\/100913_ARCS001\/index.htm, Sept. 2010."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"issue":"4","key":"e_1_3_2_1_14_1","first-page":"267","article-title":"Virtual cut-through: A new computer communication switching technique","volume":"3","author":"Kermani P.","year":"1979","unstructured":"P. Kermani and L. Kleinrock . Virtual cut-through: A new computer communication switching technique . Computer Networks , 3 ( 4 ): 267 -- 286 , Sept. 1979 . P. Kermani and L. Kleinrock. Virtual cut-through: A new computer communication switching technique. Computer Networks, 3(4):267--286, Sept. 1979.","journal-title":"Computer Networks"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669145"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.64"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/998680.1006717"},{"key":"e_1_3_2_1_20_1","first-page":"58","volume-title":"Proceedings International Conference on Parallel Processing","author":"Puente V.","year":"1999","unstructured":"V. Puente , R. Beivide , J. Gregorio , J. Prellezo , J. Duato , and C. Izu . Adaptive bubble router: a design to improve performance in torus networks . In Proceedings International Conference on Parallel Processing , pages 58 -- 67 , Sept. 1999 . V. Puente, R. Beivide, J. Gregorio, J. Prellezo, J. Duato, and C. Izu. Adaptive bubble router: a design to improve performance in torus networks. In Proceedings International Conference on Parallel Processing, pages 58--67, Sept. 1999."},{"key":"e_1_3_2_1_21_1","first-page":"147","volume-title":"Proceedings of 4th International Symposium on Hot Interconnects","author":"Scott S.","year":"1996","unstructured":"S. Scott and G. Thorson . The cray t3e network: Adaptative routing in high performance 3d torus . In Proceedings of 4th International Symposium on Hot Interconnects , pages 147 -- 155 , Aug. 1996 . S. Scott and G. Thorson. The cray t3e network: Adaptative routing in high performance 3d torus. In Proceedings of 4th International Symposium on Hot Interconnects, pages 147--155, Aug. 1996."},{"key":"e_1_3_2_1_22_1","first-page":"105","volume-title":"Proceedings of 36th annual IEEE\/ACM International Symposium on Microarchitecture","author":"Wang H.","year":"2003","unstructured":"H. Wang , L.-S. Peh , and S. Malik . Power-driven design of router microarchitectures in on-chip networks . In Proceedings of 36th annual IEEE\/ACM International Symposium on Microarchitecture , pages 105 -- 116 , Dec. 2003 . H. Wang, L.-S. Peh, and S. Malik. Power-driven design of router microarchitectures in on-chip networks. In Proceedings of 36th annual IEEE\/ACM International Symposium on Microarchitecture, pages 105--116, Dec. 2003."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229175.1229176"}],"event":{"name":"NOCS'11: International Symposium on Networks-on-Chips","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Pittsburgh Pennsylvania","acronym":"NOCS'11"},"container-title":["Proceedings of the Fifth ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1999946.1999954","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1999946.1999954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:51Z","timestamp":1750244751000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1999946.1999954"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":23,"alternative-id":["10.1145\/1999946.1999954","10.1145\/1999946"],"URL":"https:\/\/doi.org\/10.1145\/1999946.1999954","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]},"assertion":[{"value":"2011-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}