{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:38Z","timestamp":1750307318771,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1145\/1999946.1999971","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T17:34:50Z","timestamp":1309282490000},"page":"153-160","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Inferring packet dependencies to improve trace based simulation of on-chip networks"],"prefix":"10.1145","author":[{"given":"Christopher","family":"Nitta","sequence":"first","affiliation":[{"name":"University of California, Davis, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Farrens","sequence":"additional","affiliation":[{"name":"University of California, Davis, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Macdonald","sequence":"additional","affiliation":[{"name":"University of California, Davis, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Akella","sequence":"additional","affiliation":[{"name":"University of California, Davis, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1260","article-title":"Multi-core for mobile phones","author":"van Berkel C. H.","year":"2009","unstructured":"C. H. van Berkel , \" Multi-core for mobile phones ,\" in DATE , 2009 , pp. 1260 -- 1265 . C. H. van Berkel, \"Multi-core for mobile phones,\" in DATE, 2009, pp. 1260--1265.","journal-title":"DATE"},{"key":"e_1_3_2_1_2_1","first-page":"20070","volume-title":"USA: IEEE Computer Society","author":"Adriahantenaina A.","year":"2003","unstructured":"A. Adriahantenaina : A scalable, packet switched, on-chip micro-network,\" in DATE '03: Proceedings of the conference on Design, Automation and Test in Europe. Washington, DC , USA: IEEE Computer Society , 2003 , p. 20070 . A. Adriahantenaina et al., \"Spin: A scalable, packet switched, on-chip micro-network,\" in DATE '03: Proceedings of the conference on Design, Automation and Test in Europe. Washington, DC, USA: IEEE Computer Society, 2003, p. 20070."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081138"},{"key":"e_1_3_2_1_4_1","first-page":"355","volume-title":"HPCA 2009. IEEE 15th International Symposium on","author":"Abad P.","year":"2009","unstructured":"P. Abad , V. Puente , and J.-A. Gregorio , \"Mrr : Enabling fully adaptive multicast routing for cmp interconnection networks,\" in High Performance Computer Architecture, 2009 . HPCA 2009. IEEE 15th International Symposium on , Feb. 2009 , pp. 355 -- 366 . P. Abad, V. Puente, and J.-A. Gregorio, \"Mrr: Enabling fully adaptive multicast routing for cmp interconnection networks,\" in High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, Feb. 2009, pp. 355--366."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250678"},{"key":"e_1_3_2_1_6_1","first-page":"193","volume-title":"Circuit-switched coherence,\" in NOCS '08: Proceedings of the Second ACM\/IEEE International Symposium on Networks-on-Chip","author":"Jerger N. D. E.","year":"2008","unstructured":"N. D. E. Jerger , L.-S. Peh , and M. H. Lipasti , \" Circuit-switched coherence,\" in NOCS '08: Proceedings of the Second ACM\/IEEE International Symposium on Networks-on-Chip . Washington, DC, USA : IEEE Computer Society , 2008 , pp. 193 -- 202 . N. D. E. Jerger, L.-S. Peh, and M. H. Lipasti, \"Circuit-switched coherence,\" in NOCS '08: Proceedings of the Second ACM\/IEEE International Symposium on Networks-on-Chip. Washington, DC, USA: IEEE Computer Society, 2008, pp. 193--202."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2007.4362180"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071458"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555808"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555809"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250680"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2007.13"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382141"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.15"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_20_1","volume-title":"Garnet: A detailed on-chip network model inside a full-system simulator,\" International Symposium on Performance Analysis of Systems and Software (ISPASS)","author":"Peh L.-S.","year":"2009","unstructured":"L.-S. Peh , \" Garnet: A detailed on-chip network model inside a full-system simulator,\" International Symposium on Performance Analysis of Systems and Software (ISPASS) , vol. 0 , April 2009 . L.-S. Peh et al., \"Garnet: A detailed on-chip network model inside a full-system simulator,\" International Symposium on Performance Analysis of Systems and Software (ISPASS), vol. 0, April 2009."},{"key":"e_1_3_2_1_21_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2004","unstructured":"W. Dally and B. Towles , Principles and Practices of Interconnection Networks . San Francisco : Morgan Kaufmann , 2004 . W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco: Morgan Kaufmann, 2004."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815999"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"2010 IEEE 16th International Symposium on, 9--14","author":"Miller J.","year":"2010","unstructured":"J. Miller : A distributed parallel simulator for multicores,\" in High Performance Computer Architecture (HPCA) , 2010 IEEE 16th International Symposium on, 9--14 2010 , pp. 1 -- 12 . J. Miller et al., \"Graphite: A distributed parallel simulator for multicores,\" in High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on, 9--14 2010, pp. 1--12."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820523"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"e_1_3_2_1_27_1","volume-title":"Realistic workload characterization and analysis for networks-on-chip design,\" CMP-MSI","author":"Gratz P. V.","year":"2010","unstructured":"P. V. Gratz and S. W. Keckler , \" Realistic workload characterization and analysis for networks-on-chip design,\" CMP-MSI , 2010 , available at http:\/\/cegroup.ece.tamu.edu\/ ~pgratz\/papers\/CMP-MSI2010-workload.pdf. P. V. Gratz and S. W. Keckler, \"Realistic workload characterization and analysis for networks-on-chip design,\" CMP-MSI, 2010, available at http:\/\/cegroup.ece.tamu.edu\/ ~pgratz\/papers\/CMP-MSI2010-workload.pdf."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.86"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921258"}],"event":{"name":"NOCS'11: International Symposium on Networks-on-Chips","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Pittsburgh Pennsylvania","acronym":"NOCS'11"},"container-title":["Proceedings of the Fifth ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1999946.1999971","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1999946.1999971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:51Z","timestamp":1750244751000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1999946.1999971"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":30,"alternative-id":["10.1145\/1999946.1999971","10.1145\/1999946"],"URL":"https:\/\/doi.org\/10.1145\/1999946.1999971","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]},"assertion":[{"value":"2011-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}