{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:38Z","timestamp":1750307318386,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":32,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,1]],"date-time":"2011-05-01T00:00:00Z","timestamp":1304208000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5]]},"DOI":"10.1145\/1999946.1999983","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T17:34:50Z","timestamp":1309282490000},"page":"233-240","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":25,"title":["Reducing Network-on-Chip energy consumption through spatial locality speculation"],"prefix":"10.1145","author":[{"given":"Hyungjun","family":"Kim","sequence":"first","affiliation":[{"name":"Texas A&M University"}]},{"given":"Pritha","family":"Ghoshal","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"The University of Texas at San Antonio"}]}],"member":"320","published-online":{"date-parts":[[2011,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS) Working Group \"International Technology Roadmap for Semiconductors (ITRS) 2009 Edition.\" http:\/\/www.itrs.net\/Links\/2009ITRS\/Home2009.htm.  International Technology Roadmap for Semiconductors (ITRS) Working Group \"International Technology Roadmap for Semiconductors (ITRS) 2009 Edition.\" http:\/\/www.itrs.net\/Links\/2009ITRS\/Home2009.htm."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"key":"e_1_3_2_1_4_1","volume-title":"Scalar Operand Networks: On-chip Interconnect for ILP in Partitioned Architectures,\" in The IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Taylor M.","year":"2002","unstructured":"M. Taylor , M. B. Taylor , W. Lee , S. Amarasinghe , and A. Agarwal , \" Scalar Operand Networks: On-chip Interconnect for ILP in Partitioned Architectures,\" in The IEEE International Symposium on High Performance Computer Architecture (HPCA) , 2002 . M. Taylor, M. B. Taylor, W. Lee, S. Amarasinghe, and A. Agarwal, \"Scalar Operand Networks: On-chip Interconnect for ILP in Partitioned Architectures,\" in The IEEE International Symposium on High Performance Computer Architecture (HPCA), 2002."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_3_2_1_6_1","unstructured":"Advanced Micro Devices (AMD) Inc. \"AMD Opteron Processors for Servers: AMD64-Based Server Solutions for x86 Computing.\" http:\/\/www.amd.com\/us-en\/Processors\/ProductInformation\/0_30_118_8796 00.html.  Advanced Micro Devices (AMD) Inc. \"AMD Opteron Processors for Servers: AMD64-Based Server Solutions for x86 Computing.\" http:\/\/www.amd.com\/us-en\/Processors\/ProductInformation\/0_30_118_8796 00.html."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.75"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_9_1","volume-title":"Dynamic voltage scaling with links for power optimization of interconnection networks,\" in High-Performance Computer Architecture","author":"Shang L.","year":"2003","unstructured":"L. Shang , L.-S. Peh , and N. Jha , \" Dynamic voltage scaling with links for power optimization of interconnection networks,\" in High-Performance Computer Architecture , 2003 . L. Shang, L.-S. Peh, and N. Jha, \"Dynamic voltage scaling with links for power optimization of interconnection networks,\" in High-Performance Computer Architecture, 2003."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.6"},{"volume-title":"IEEE 14th International Symposium on.","author":"Das R.","key":"e_1_3_2_1_12_1","unstructured":"R. Das , A. Mishra , C. Nicopoulos , D. Park , V. Narayanan , R. Iyer , M. Yousif , and C. Das , \" Performance and power optimization through data compression in network-on-chip architectures,\" in High Performance Computer Architecture, 2008 . IEEE 14th International Symposium on. R. Das, A. Mishra, C. Nicopoulos, D. Park, V. Narayanan, R. Iyer, M. Yousif, and C. Das, \"Performance and power optimization through data compression in network-on-chip architectures,\" in High Performance Computer Architecture, 2008. IEEE 14th International Symposium on."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771804"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.845893"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645227"},{"key":"e_1_3_2_1_17_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J. L.","year":"2003","unstructured":"J. L. Hennessy and D. A. Patterson , Computer Architecture: A Quantitative Approach . San Francisco, CA, USA : Morgan Kaufmann Publishers Inc ., 2003 . J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2003."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/195470.195557"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291036"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/301631.301635"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.889095"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.71.0015"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346202"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379259"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605420"},{"key":"e_1_3_2_1_27_1","volume-title":"Assigning confidence to conditional branch predictions,\" in Proceedings of the 29th Annual International Symposium on Microarchitecture","author":"Jacobsen E.","year":"1996","unstructured":"E. Jacobsen , E. Rotenberg , and J. E. Smith , \" Assigning confidence to conditional branch predictions,\" in Proceedings of the 29th Annual International Symposium on Microarchitecture , 1996 . E. Jacobsen, E. Rotenberg, and J. E. Smith, \"Assigning confidence to conditional branch predictions,\" in Proceedings of the 29th Annual International Symposium on Microarchitecture, 1996."},{"key":"e_1_3_2_1_28_1","unstructured":"Intel \"Intel Atom Processor Z510.\" http:\/\/ark.intel.com\/Product.aspx?id=35469&processor=Z510&spec-codes=SLB2C.  Intel \"Intel Atom Processor Z510.\" http:\/\/ark.intel.com\/Product.aspx?id=35469&processor=Z510&spec-codes=SLB2C."},{"key":"e_1_3_2_1_29_1","unstructured":"Jon Stokes \"IBM's 8-core POWER7: twice the muscle half the transistors.\" http:\/\/arstechnica.com\/hardware\/news\/2009\/09\/ibms-8-core-power7-twice-the-muscle-half-the-transistors.ars.  Jon Stokes \"IBM's 8-core POWER7: twice the muscle half the transistors.\" http:\/\/arstechnica.com\/hardware\/news\/2009\/09\/ibms-8-core-power7-twice-the-muscle-half-the-transistors.ars."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_3_2_1_32_1","volume-title":"Dept. of Comp. Sci.","author":"Gebhart M.","year":"2009","unstructured":"M. Gebhart , J. Hestness , E. Fatehi , P. Gratz , and S. W. Keckler , \" Running PARSEC 2.1 on M5,\" tech. rep., The Univ. of Texas at Austin , Dept. of Comp. Sci. , 2009 . M. Gebhart, J. Hestness, E. Fatehi, P. Gratz, and S. W. Keckler, \"Running PARSEC 2.1 on M5,\" tech. rep., The Univ. of Texas at Austin, Dept. of Comp. Sci., 2009."}],"event":{"name":"NOCS'11: International Symposium on Networks-on-Chips","sponsor":["SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA","SIGARCH ACM Special Interest Group on Computer Architecture"],"location":"Pittsburgh Pennsylvania","acronym":"NOCS'11"},"container-title":["Proceedings of the Fifth ACM\/IEEE International Symposium on Networks-on-Chip"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1999946.1999983","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1999946.1999983","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:51Z","timestamp":1750244751000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1999946.1999983"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5]]},"references-count":32,"alternative-id":["10.1145\/1999946.1999983","10.1145\/1999946"],"URL":"https:\/\/doi.org\/10.1145\/1999946.1999983","relation":{},"subject":[],"published":{"date-parts":[[2011,5]]},"assertion":[{"value":"2011-05-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}