{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:31:14Z","timestamp":1774801874699,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/2000064.2000067","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T13:34:50Z","timestamp":1309268090000},"page":"11-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":87,"title":["FabScalar"],"prefix":"10.1145","author":[{"given":"Niket K.","family":"Choudhary","sequence":"first","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Salil V.","family":"Wadhavkar","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Tanmay A.","family":"Shah","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}]},{"given":"Hiran","family":"Mayukh","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI, USA"}]},{"given":"Jayneel","family":"Gandhi","sequence":"additional","affiliation":[{"name":"University of Wisconsin - Madison, Madison, WI, USA"}]},{"given":"Brandon H.","family":"Dwiel","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Sandeep","family":"Navada","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]},{"given":"Hashem H.","family":"Najaf-abadi","sequence":"additional","affiliation":[{"name":"Intel Corporation, Folsom, CA, USA"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[{"name":"North Carolina State University, Raleigh, NC, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2010.5372504"},{"key":"e_1_3_2_2_2_1","volume-title":"Dec.","author":"Brown M. D.","year":"2001","unstructured":"M. D. Brown , J. Stark , Y. N. Patt . Select-Free Instruction Scheduling Logic. 34th Int'l Symp. on Microarch ., Dec. 2001 . M. D. Brown, J. Stark, Y. N. Patt. Select-Free Instruction Scheduling Logic. 34th Int'l Symp. on Microarch., Dec. 2001."},{"key":"e_1_3_2_2_4_1","volume-title":"March","author":"Dehnert J.C.","year":"2003","unstructured":"J.C. Dehnert , B.K. Grant , J.P. Banning , R. Johnson , T. Kistler , A. Klaiber , J. Mattson . The Transmeta Code Morphing\" Software: Using Speculation, Recovery, and Adaptive Retranslation to Address Real-life Challenges. Int'l Symp. on Code Generation and Optimization , March 2003 . J.C. Dehnert, B.K. Grant, J.P. Banning, R. Johnson, T. Kistler, A. Klaiber, J. Mattson. The Transmeta Code Morphing\" Software: Using Speculation, Recovery, and Adaptive Retranslation to Address Real-life Challenges. Int'l Symp. on Code Generation and Optimization, March 2003."},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2002.1033026"},{"key":"e_1_3_2_2_7_1","volume-title":"White Paper","author":"Kishore K. R.","year":"2000","unstructured":"K. R. Kishore , V. Rajagopalan , G. Beloev , R. Thekkath . Architectural Strengths of the MIPS32 74K Core Family . White Paper , May 2000 . K. R. Kishore, V. Rajagopalan, G. Beloev, R. Thekkath. Architectural Strengths of the MIPS32 74K Core Family. White Paper, May 2000."},{"key":"e_1_3_2_2_8_1","volume-title":"Dec.","author":"Kumar R.","year":"2003","unstructured":"R. Kumar , K. I. Farkas , N. P. Jouppi , P. Ranganathan , and D. M. Tullsen . Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. Int'l Symposium on Microarchitecture , Dec. 2003 . R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-ISA Heterogeneous Multi-core Architectures: The Potential for Processor Power Reduction. Int'l Symposium on Microarchitecture, Dec. 2003."},{"key":"e_1_3_2_2_9_1","volume-title":"June","author":"Kumar R.","year":"2004","unstructured":"R. Kumar , D. M. Tullsen , P. Ranganathan , N. P. Jouppi , K. I. Farkas . Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. 31st Int'l Symposium on Computer Architecture , June 2004 . R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, K. I. Farkas. Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance. 31st Int'l Symposium on Computer Architecture, June 2004."},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346288"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_2_13_1","volume-title":"DEC WRL TN-36","author":"McFarling S.","year":"1993","unstructured":"S. McFarling . Combining Branch Predictors . DEC WRL TN-36 , 1993 . S. McFarling. Combining Branch Predictors. DEC WRL TN-36, 1993."},{"key":"e_1_3_2_2_14_1","volume-title":"Oct.","author":"McLellan E. J.","year":"1998","unstructured":"E. J. McLellan , D. A. Webb . The Alpha 21264 Microprocessor Architecture. Int'l Conference on Computer Design , Oct. 1998 . E. J. McLellan, D. A. Webb. The Alpha 21264 Microprocessor Architecture. Int'l Conference on Computer Design, Oct. 1998."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510747"},{"key":"e_1_3_2_2_17_1","volume-title":"Symp. on High-Perf. Comp. Arch.","author":"H. H.","year":"2009","unstructured":"H. H. Najaf-abadi, E. Rotenberg . Architectural Contesting . 15th Int'l Symp. on High-Perf. Comp. Arch. , Feb. 2009 . H. H. Najaf-abadi, E. Rotenberg. Architectural Contesting. 15th Int'l Symp. on High-Perf. Comp. Arch., Feb. 2009."},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.44"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237169"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176784"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508274"},{"key":"e_1_3_2_2_26_1","volume-title":"Report HPL-2008-20","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , N. Muralimanohar , J. H. Ahn , N. P. Jouppi . CACTI 5.1. Tech . Report HPL-2008-20 , HP Labs , 2008 . S. Thoziyoor, N. Muralimanohar, J. H. Ahn, N. P. Jouppi. CACTI 5.1. Tech. Report HPL-2008-20, HP Labs, 2008."},{"key":"e_1_3_2_2_27_1","volume-title":"Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline. Int'l Conference on Dependable Systems and Networks (DSN)","author":"Wang N. J.","year":"2004","unstructured":"N. J. Wang , J. Quek , T. M. Rafacz , and S. J. Patel . Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline. Int'l Conference on Dependable Systems and Networks (DSN) , 2004 . N. J. Wang, J. Quek, T. M. Rafacz, and S. J. Patel. Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline. Int'l Conference on Dependable Systems and Networks (DSN), 2004."},{"key":"e_1_3_2_2_28_1","unstructured":"http:\/\/www.tensilica.com\/products\/xtensa-customizable.htm  http:\/\/www.tensilica.com\/products\/xtensa-customizable.htm"},{"key":"e_1_3_2_2_29_1","unstructured":"http:\/\/www.mips.com\/media\/files\/74k\/MIPS_74K_509.pdf  http:\/\/www.mips.com\/media\/files\/74k\/MIPS_74K_509.pdf"}],"event":{"name":"ISCA '11: The 38th Annual International Symposium on Computer Architecture","location":"San Jose California USA","acronym":"ISCA '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 38th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000067","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2000064.2000067","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:55Z","timestamp":1750225735000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000067"}},"subtitle":["composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template"],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":28,"alternative-id":["10.1145\/2000064.2000067","10.1145\/2000064"],"URL":"https:\/\/doi.org\/10.1145\/2000064.2000067","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2024723.2000067","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}