{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,26]],"date-time":"2026-10-26T16:44:09Z","timestamp":1793033049556,"version":"4.5.0"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/2000064.2000076","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T13:34:50Z","timestamp":1309268090000},"page":"93-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":101,"title":["Increasing the effectiveness of directory caches by deactivating coherence for private memory blocks"],"prefix":"10.1145","author":[{"given":"Blas A.","family":"Cuesta","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mar\u00eda E.","family":"G\u00f3mez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonio","family":"Robles","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jos\u00e9 F.","family":"Duato","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Valencia, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_2_1_1","first-page":"33","volume-title":"GARNET: A detailed on-chip network model inside a full-system simulator","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , T. Krishna , L.-S. Peh , and N. K. Jha . GARNET: A detailed on-chip network model inside a full-system simulator . In IEEE Int'l Symp. on Performance Analysis of Systems and Software (ISPASS) , pages 33 -- 42 , Apr. 2009 . N. Agarwal, T. Krishna, L.-S. Peh, and N. K. Jha. GARNET: A detailed on-chip network model inside a full-system simulator. In IEEE Int'l Symp. on Performance Analysis of Systems and Software (ISPASS), pages 33--42, Apr. 2009."},{"key":"e_1_3_2_2_2_1","first-page":"30","volume-title":"5th Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW)","author":"Alameldeen A. R.","year":"2002","unstructured":"A. R. Alameldeen , C. J. Mauer , M. Xu , P. J. Harper , M. M. Martin , D. J. Sorin , M. D. Hill , and D. A. Wood . Evaluating non-deterministic multi-threaded commercial workloads . In 5th Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW) , pages 30 -- 38 , Feb. 2002 . A. R. Alameldeen, C. J. Mauer, M. Xu, P. J. Harper, M. M. Martin, D. J. Sorin, M. D. Hill, and D. A. Wood. Evaluating non-deterministic multi-threaded commercial workloads. In 5th Workshop On Computer Architecture Evaluation using Commercial Workloads (CAECW), pages 30--38, Feb. 2002."},{"key":"e_1_3_2_2_3_1","first-page":"7","volume-title":"9th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Alameldeen A. R.","year":"2003","unstructured":"A. R. Alameldeen and D. A. Wood . Variability in architectural simulations of multi-threaded workloads . In 9th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 7 -- 18 , Feb. 2003 . A. R. Alameldeen and D. A. Wood. Variability in architectural simulations of multi-threaded workloads. In 9th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 7--18, Feb. 2003."},{"key":"e_1_3_2_2_4_1","volume-title":"Whitepaper","author":"MD.","year":"2010","unstructured":"A MD. AMD64 architecture programmer's manual volume 2 : System programming . Whitepaper , June 2010 . AMD. AMD64 architecture programmer's manual volume 2: System programming. Whitepaper, June 2010."},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.31"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.31"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771777"},{"key":"e_1_3_2_2_11_1","first-page":"355","volume-title":"14th Int'l Symp. on High-Performance Computer Architecture (HPCA)","author":"Fensch C.","year":"2008","unstructured":"C. Fensch and M. Cintra . An OS-based alternative to full hardware coherence on tiled CMPs . In 14th Int'l Symp. on High-Performance Computer Architecture (HPCA) , pages 355 -- 366 , Feb. 2008 . C. Fensch and M. Cintra. An OS-based alternative to full hardware coherence on tiled CMPs. In 14th Int'l Symp. on High-Performance Computer Architecture (HPCA), pages 355--366, Feb. 2008."},{"key":"e_1_3_2_2_12_1","first-page":"312","volume-title":"Int'l Conference on Parallel Processing (ICPP)","author":"Gupta A.","year":"1990","unstructured":"A. Gupta , W.-D. Weber , and T. C. Mowry . Reducing memory traffic requirements for scalable directory-based cache coherence schemes . In Int'l Conference on Parallel Processing (ICPP) , pages 312 -- 321 , Aug. 1990 . A. Gupta, W.-D. Weber, and T. C. Mowry. Reducing memory traffic requirements for scalable directory-based cache coherence schemes. In Int'l Conference on Parallel Processing (ICPP), pages 312--321, Aug. 1990."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854292"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.516.0639"},{"key":"e_1_3_2_2_16_1","first-page":"34","volume-title":"Int'l Symp. on Workload Characterization","author":"Li M.-L.","year":"2005","unstructured":"M.-L. Li , R. Sasanka , S. V. Adve , Y.-K. Chen , and E. Debes . The ALPBench benchmark suite for complex multimedia applications . In Int'l Symp. on Workload Characterization , pages 34 -- 45 , Oct. 2005 . M.-L. Li, R. Sasanka, S. V. Adve, Y.-K. Chen, and E. Debes. The ALPBench benchmark suite for complex multimedia applications. In Int'l Symp. on Workload Characterization, pages 34--45, Oct. 2005."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250670"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325130"},{"key":"e_1_3_2_2_23_1","first-page":"22","volume-title":"SPARC SoC. In IEEE Asian Solid-State Circuits Conference","author":"Shah M.","year":"2007","unstructured":"M. Shah , J. Barreh , and J. Brooks , et al. UltraSPARC T2: A highly-threaded, power-efficient , SPARC SoC. In IEEE Asian Solid-State Circuits Conference , pages 22 -- 25 , Nov. 2007 . M. Shah, J. Barreh, and J. Brooks, et al. UltraSPARC T2: A highly-threaded, power-efficient, SPARC SoC. In IEEE Asian Solid-State Circuits Conference, pages 22--25, Nov. 2007."},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.5"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362648"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183438"}],"event":{"name":"ISCA '11: The 38th Annual International Symposium on Computer Architecture","location":"San Jose California USA","acronym":"ISCA '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 38th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000076","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2000064.2000076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:56Z","timestamp":1750225736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000076"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":27,"alternative-id":["10.1145\/2000064.2000076","10.1145\/2000064"],"URL":"https:\/\/doi.org\/10.1145\/2000064.2000076","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2024723.2000076","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}