{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:57Z","timestamp":1772163957844,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/2000064.2000090","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T13:34:50Z","timestamp":1309268090000},"page":"213-222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Releasing efficient beta cores to market early"],"prefix":"10.1145","author":[{"given":"Sangeetha","family":"Sudhakrishnan","sequence":"first","affiliation":[{"name":"University of California, Santa Cruz, Santa Cruz, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rigo","family":"Dicochea","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz, Santa Cruz, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose","family":"Renau","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz, Santa Cruz, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Dec","author":"Intel Corp","year":"2006","unstructured":"Intel Corp ortation, \" Intel xeon processor , specification update doc. no.249678-056 \", Dec 2006 . Intel Corportation, \"Intel xeon processor, specification update doc. no.249678-056\", Dec 2006."},{"key":"e_1_3_2_2_2_1","volume-title":"Feb","author":"Intel Corp","year":"2008","unstructured":"Intel Corp ortation, \" Intel core 2 extreme processor x6800 and intel core 2 duo desktop processor e6000 and e4000 , specification update doc. no.313279-024 \", Feb 2008 . Intel Corportation, \"Intel core 2 extreme processor x6800 and intel core 2 duo desktop processor e6000 and e4000, specification update doc. no.313279-024\", Feb 2008."},{"key":"e_1_3_2_2_3_1","volume-title":"Jan","author":"Intel Corp","year":"2008","unstructured":"Intel Corp ortation, \" Intel pentium m processor , specification update doc. no.252665-033 \", Jan 2008 . Intel Corportation, \"Intel pentium m processor, specification update doc. no.252665-033\", Jan 2008."},{"key":"e_1_3_2_2_4_1","volume-title":"May","author":"Intel Corp","year":"2007","unstructured":"Intel Corp ortation, \" Intel pentium 4 processor , specification update doc. no.249199-069 \", May 2007 . Intel Corportation, \"Intel pentium 4 processor, specification update doc. no.249199-069\", May 2007."},{"key":"e_1_3_2_2_5_1","unstructured":"AMD \"Revision Guide for AMD Family 10h Processors\" 2011.  AMD \"Revision Guide for AMD Family 10h Processors\" 2011."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299049"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.41"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771798"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337745"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1009382.1009722"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.80"},{"key":"e_1_3_2_2_13_1","first-page":"196","volume-title":"Nov. 1999","author":"Austin T.","unstructured":"T. Austin , \"DIVA : A reliable substrate for deep submicron microarchitecture design\", in the 32th International Symposium on Microarchitecture , Nov. 1999 , pp. 196 -- 207 . T. Austin, \"DIVA: A reliable substrate for deep submicron microarchitecture design\", in the 32th International Symposium on Microarchitecture, Nov. 1999, pp. 196--207."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360155"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_2_17_1","first-page":"84","volume-title":"Symposium on Fault-Tolerant Computing","author":"Rotenberg E.","year":"1999","unstructured":"E. Rotenberg , \"AR-SMT : A microarchitectural approach to fault tolerance in microprocessors \", in Symposium on Fault-Tolerant Computing , 1999 , pp. 84 -- 91 . E. Rotenberg, \"AR-SMT: A microarchitectural approach to fault tolerance in microprocessors\", in Symposium on Fault-Tolerant Computing, 1999, pp. 84--91."},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/647882.738066"},{"key":"e_1_3_2_2_19_1","first-page":"2000","article-title":"Diva: A dynamic approach to microprocessor verification","volume":"2","author":"Austin Todd","year":"2000","unstructured":"Todd Austin , \" Diva: A dynamic approach to microprocessor verification \", Journal of Instruction-Level Parallelism , vol. 2 , pp. 2000 , May 2000 . Todd Austin, \"Diva: A dynamic approach to microprocessor verification\", Journal of Instruction-Level Parallelism, vol. 2, pp. 2000, May 2000.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266526"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397240"},{"key":"e_1_3_2_2_22_1","unstructured":"J. Gaisler \"The Leon-2 Processor\" 2003.  J. Gaisler \"The Leon-2 Processor\" 2003."},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.37"}],"event":{"name":"ISCA '11: The 38th Annual International Symposium on Computer Architecture","location":"San Jose California USA","acronym":"ISCA '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 38th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000090","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2000064.2000090","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:56Z","timestamp":1750225736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000090"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":24,"alternative-id":["10.1145\/2000064.2000090","10.1145\/2000064"],"URL":"https:\/\/doi.org\/10.1145\/2000064.2000090","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2024723.2000090","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}