{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:24Z","timestamp":1772164044122,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/2000064.2000094","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T13:34:50Z","timestamp":1309268090000},"page":"247-258","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":44,"title":["SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading"],"prefix":"10.1145","author":[{"given":"Wing-kei S.","family":"Yu","sequence":"first","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Ruirui","family":"Huang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Sarah Q.","family":"Xu","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Sung-En","family":"Wang","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"Edwin","family":"Kan","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]},{"given":"G. Edward","family":"Suh","sequence":"additional","affiliation":[{"name":"Cornell University, Ithaca, NY, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373506"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1850618.1850626"},{"key":"e_1_3_2_2_6_1","volume-title":"Inside Fermi: Nvidia's HPC Push","author":"Kanter D.","year":"2009","unstructured":"D. Kanter . Inside Fermi: Nvidia's HPC Push , 2009 . riptsizehttp:\/\/www.realworldtech.com\/ page.cfm?ArticleID=RWT093009110932. D. Kanter. Inside Fermi: Nvidia's HPC Push, 2009. riptsizehttp:\/\/www.realworldtech.com\/ page.cfm?ArticleID=RWT093009110932."},{"key":"e_1_3_2_2_7_1","volume-title":"NVIDIA's GT200: Inside a Parallel Processor","author":"Kanter D.","year":"2009","unstructured":"D. Kanter . NVIDIA's GT200: Inside a Parallel Processor , 2009 . riptsizehttp:\/\/www.realworldtech.com\/ page.cfm?ArticleID=RWT090808195242. D. Kanter. NVIDIA's GT200: Inside a Parallel Processor, 2009. riptsizehttp:\/\/www.realworldtech.com\/ page.cfm?ArticleID=RWT090808195242."},{"key":"e_1_3_2_2_8_1","volume-title":"AMD's Cayman GPU architecture","author":"Kanter D.","year":"2010","unstructured":"D. Kanter . AMD's Cayman GPU architecture , 2010 . riptsizehttp:\/\/realworldtech.com\/ page.cfm?ArticleID=RWT121410213827. D. Kanter. AMD's Cayman GPU architecture, 2010. riptsizehttp:\/\/realworldtech.com\/ page.cfm?ArticleID=RWT121410213827."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0145"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910967"},{"key":"e_1_3_2_2_12_1","volume-title":"NVIDIA CUDA Programming Guide, 2.0 edition","author":"NVIDIA Corporation","year":"2008","unstructured":"NVIDIA Corporation . NVIDIA CUDA Programming Guide, 2.0 edition , 2008 . NVIDIA Corporation. NVIDIA CUDA Programming Guide, 2.0 edition, 2008."},{"key":"e_1_3_2_2_13_1","first-page":"443","volume-title":"Proceedings of the 8th Annual Symposium on Computer Architecture","author":"Patterson D. A.","year":"1981","unstructured":"D. A. Patterson and C. H. Sequin . RISC I: A reduced instruction set VLSI computer . In Proceedings of the 8th Annual Symposium on Computer Architecture , pages 443 -- 457 , 1981 . D. A. Patterson and C. H. Sequin. RISC I: A reduced instruction set VLSI computer. In Proceedings of the 8th Annual Symposium on Computer Architecture, pages 443--457, 1981."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148884"},{"key":"e_1_3_2_2_15_1","volume-title":"AMD to market with CPU\/GPU combo chip","author":"Stokes J.","year":"2009","unstructured":"J. Stokes . Microsoft beats Intel , AMD to market with CPU\/GPU combo chip , 2009 . riptsize http:\/\/arstechnica.com\/gaming\/news\/2010\/08\/microsoft-beats-intel-amd-to-mark%et-with-cpugpu-combo-chip.ars. J. Stokes. Microsoft beats Intel, AMD to market with CPU\/GPU combo chip, 2009. riptsize http:\/\/arstechnica.com\/gaming\/news\/2010\/08\/microsoft-beats-intel-amd-to-mark%et-with-cpugpu-combo-chip.ars."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"e_1_3_2_2_17_1","unstructured":"TSMC. Embedded memory 2010. riptsizehttp:\/\/www.tsmc.com\/download\/brochures\/ 2010_Embedded_Memory.pdf.  TSMC. Embedded memory 2010. riptsizehttp:\/\/www.tsmc.com\/download\/brochures\/ 2010_Embedded_Memory.pdf."},{"key":"e_1_3_2_2_18_1","unstructured":"UMC. Embedded memory 2011. riptsizehttp:\/\/www.umc.com\/english\/pdf\/eMemory.pdf.  UMC. Embedded memory 2011. riptsizehttp:\/\/www.umc.com\/english\/pdf\/eMemory.pdf."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669140"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434074"}],"event":{"name":"ISCA '11: The 38th Annual International Symposium on Computer Architecture","location":"San Jose California USA","acronym":"ISCA '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 38th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000094","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2000064.2000094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:48:56Z","timestamp":1750225736000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000094"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":20,"alternative-id":["10.1145\/2000064.2000094","10.1145\/2000064"],"URL":"https:\/\/doi.org\/10.1145\/2000064.2000094","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2024723.2000094","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}