{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:45:57Z","timestamp":1772163957700,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/2000064.2000109","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T13:34:50Z","timestamp":1309268090000},"page":"377-388","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["Moguls"],"prefix":"10.1145","author":[{"given":"Guangyu","family":"Sun","sequence":"first","affiliation":[{"name":"Pennsylvania State University, State College, PA., USA"}]},{"given":"Christopher J.","family":"Hughes","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, CA., USA"}]},{"given":"Changkyu","family":"Kim","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, CA., USA"}]},{"given":"Jishen","family":"Zhao","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA., USA"}]},{"given":"Cong","family":"Xu","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA., USA"}]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA., USA"}]},{"given":"Yen-Kuang","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel Labs, Santa Clara, CA., USA"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"molecular dynamics,\" in Supercomputing 2007 Tutorial on High Performance Computing with CUDA","author":"Phillips J.","year":"2007","unstructured":"J. Phillips , \"Case study : molecular dynamics,\" in Supercomputing 2007 Tutorial on High Performance Computing with CUDA , 2007 . J. Phillips, \"Case study: molecular dynamics,\" in Supercomputing 2007 Tutorial on High Performance Computing with CUDA, 2007."},{"key":"e_1_3_2_2_2_1","first-page":"79","article-title":"Database servers on chip multiprocessors: limitations and opportunities","author":"Hardavellas N.","year":"2007","unstructured":"N. Hardavellas , I. Pandis , R. Johnson , N. Mancheril , A. Ailamaki , and B. Falsafi , \" Database servers on chip multiprocessors: limitations and opportunities ,\" in Proceedings of the Biennial Conference on Innovative Data Systems Research , 2007 , pp. 79 -- 87 . N. Hardavellas, I. Pandis, R. Johnson, N. Mancheril, A. Ailamaki, and B. Falsafi, \"Database servers on chip multiprocessors: limitations and opportunities,\" in Proceedings of the Biennial Conference on Innovative Data Systems Research, 2007, pp. 79--87.","journal-title":"Proceedings of the Biennial Conference on Innovative Data Systems Research"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVCG.2009.164"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_2_5_1","unstructured":"Nvidia \"Tesla C1060 datasheet \"; http:\/\/www.nvidia.com\/docs 2008.  Nvidia \"Tesla C1060 datasheet \"; http:\/\/www.nvidia.com\/docs 2008."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1022594.1022596"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128064"},{"key":"e_1_3_2_2_10_1","volume-title":"CACTI 5.1 technical report HPL-2008--20,\" HP Labs","author":"Thoziyoor S.","year":"2008","unstructured":"S. Thoziyoor , N. Muralimanohar , J. H. Ahn , and N. P. Jouppi , \" CACTI 5.1 technical report HPL-2008--20,\" HP Labs , 2008 . S. Thoziyoor, N. Muralimanohar, J. H. Ahn, and N. P. Jouppi, \"CACTI 5.1 technical report HPL-2008--20,\" HP Labs, 2008."},{"key":"e_1_3_2_2_11_1","first-page":"1","article-title":"Architecting for power management: the IBM#8482; POWER7#8482; approach","author":"Ware M.","year":"2010","unstructured":"M. Ware , K. Rajamani , M. Floyd , B. Brock , J. C. Rubio , F. Rawson , and J. B. Carter , \" Architecting for power management: the IBM#8482; POWER7#8482; approach ,\" in Proceedings of the International Symposium on High-Performance Computer Architecutre , 2010 , pp. 1 -- 12 . M. Ware, K. Rajamani, M. Floyd, B. Brock, J. C. Rubio, F. Rawson, and J. B. Carter, \"Architecting for power management: the IBM#8482; POWER7#8482; approach,\" in Proceedings of the International Symposium on High-Performance Computer Architecutre, 2010, pp. 1--12.","journal-title":"Proceedings of the International Symposium on High-Performance Computer Architecutre"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"e_1_3_2_2_13_1","first-page":"239","article-title":"A novel architecture of the 3D stacked MRAM L2 cache for CMPs","author":"Sun G.","year":"2009","unstructured":"G. Sun , X. Dong , Y. Xie , J. Li , and Y. Chen , \" A novel architecture of the 3D stacked MRAM L2 cache for CMPs ,\" in Proceedings of the International Symposium on High Performance Computer Architecture , 2009 , pp. 239 -- 249 . G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, \"A novel architecture of the 3D stacked MRAM L2 cache for CMPs,\" in Proceedings of the International Symposium on High Performance Computer Architecture, 2009, pp. 239--249.","journal-title":"Proceedings of the International Symposium on High Performance Computer Architecture"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"crossref","unstructured":"D. L. Lewis and H.-H. S. Lee \"Architectural evaluation of 3d stacked rram caches \" in Proceedings of 3DIC 2009 September.  D. L. Lewis and H.-H. S. Lee \"Architectural evaluation of 3d stacked rram caches \" in Proceedings of 3DIC 2009 September.","DOI":"10.1109\/3DIC.2009.5306582"},{"key":"e_1_3_2_2_15_1","first-page":"53","article-title":"Zesto: a cycle-level simulator for highly detailed microarchitecture exploration","author":"Loh G.","year":"2009","unstructured":"G. Loh , S. Subramaniam , and Y. Xie , \" Zesto: a cycle-level simulator for highly detailed microarchitecture exploration ,\" in Proceedings of the International Symposium on Performance Analysis of Systems and Software , 2009 , pp. 53 -- 64 . G. Loh, S. Subramaniam, and Y. Xie, \"Zesto: a cycle-level simulator for highly detailed microarchitecture exploration,\" in Proceedings of the International Symposium on Performance Analysis of Systems and Software, 2009, pp. 53--64.","journal-title":"Proceedings of the International Symposium on Performance Analysis of Systems and Software"},{"key":"e_1_3_2_2_16_1","unstructured":"\"Ddr3 sdram standard \" in http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d 2010 July.  \"Ddr3 sdram standard \" in http:\/\/www.jedec.org\/standards-documents\/docs\/jesd-79-3d 2010 July."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_2_18_1","first-page":"247","article-title":"Why aren't operating systems getting faster as fast as hardware?","author":"Ousterhout J. K.","year":"1990","unstructured":"J. K. Ousterhout , \" Why aren't operating systems getting faster as fast as hardware? \" in Proceedings of the Summer USENIX Conference , 1990 , pp. 247 -- 256 . J. K. Ousterhout, \"Why aren't operating systems getting faster as fast as hardware?\" in Proceedings of the Summer USENIX Conference, 1990, pp. 247--256.","journal-title":"Proceedings of the Summer USENIX Conference"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977115"},{"key":"e_1_3_2_2_20_1","first-page":"199","article-title":"Exploring the design space of future CMPs","author":"Huh J.","year":"2001","unstructured":"J. Huh , D. Burger , and S. W. Keckler , \" Exploring the design space of future CMPs ,\" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques , 2001 , pp. 199 -- 210 . J. Huh, D. Burger, and S. W. Keckler, \"Exploring the design space of future CMPs,\" in Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2001, pp. 199--210.","journal-title":"Proceedings of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"e_1_3_2_2_21_1","article-title":"Memory bandwidth and machine balance in current high performance computers","author":"McCalpin J. D.","year":"1995","unstructured":"J. D. McCalpin , \" Memory bandwidth and machine balance in current high performance computers ,\" IEEE Technical Committee on Computer Architecture Newsletter , 1995 . J. D. McCalpin, \"Memory bandwidth and machine balance in current high performance computers,\" IEEE Technical Committee on Computer Architecture Newsletter, 1995.","journal-title":"IEEE Technical Committee on Computer Architecture Newsletter"},{"key":"e_1_3_2_2_22_1","unstructured":"W. J. Dally \"The end of denial architecture and the rise of throughput computing \" in Keynote Speech at the Design Automation Conference 2009.  W. J. Dally \"The end of denial architecture and the rise of throughput computing \" in Keynote Speech at the Design Automation Conference 2009."},{"key":"e_1_3_2_2_23_1","volume-title":"trends and the future for multi-multicore systems,\" in Proceedings of Workshop on High Performance Embedded Computing","author":"Reilly M.","year":"2008","unstructured":"M. Reilly , \"When multicore isn't enough : trends and the future for multi-multicore systems,\" in Proceedings of Workshop on High Performance Embedded Computing , 2008 . M. Reilly, \"When multicore isn't enough: trends and the future for multi-multicore systems,\" in Proceedings of Workshop on High Performance Embedded Computing, 2008."},{"key":"e_1_3_2_2_24_1","first-page":"262","article-title":"Optimizing communication and capacity in a 3d stacked reconfigurable cache hierarchy","author":"Madan N.","year":"2009","unstructured":"N. Madan , L. Zhao , N. Muralimanohar , A. Udipi , R. Balasubramonian , R. Iyer , S. Makineni , and D. Newell , \" Optimizing communication and capacity in a 3d stacked reconfigurable cache hierarchy ,\" in Proceedings of the International Symposium on High Performance Computer Architecture , 2009 , pp. 262 -- 274 . N. Madan, L. Zhao, N. Muralimanohar, A. Udipi, R. Balasubramonian, R. Iyer, S. Makineni, and D. Newell, \"Optimizing communication and capacity in a 3d stacked reconfigurable cache hierarchy,\" in Proceedings of the International Symposium on High Performance Computer Architecture, 2009, pp. 262--274.","journal-title":"Proceedings of the International Symposium on High Performance Computer Architecture"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_2_28_1","unstructured":"M. Abrash \"A first look at the Larrabee new instructions (LRBni) \" http:\/\/www.ddj.com\/hpc-high-performance-computing\/216402188 2009.  M. Abrash \"A first look at the Larrabee new instructions (LRBni) \" http:\/\/www.ddj.com\/hpc-high-performance-computing\/216402188 2009."},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/520549.822755"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/191995.192072"}],"event":{"name":"ISCA '11: The 38th Annual International Symposium on Computer Architecture","location":"San Jose California USA","acronym":"ISCA '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 38th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000109","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2000064.2000109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:09Z","timestamp":1750226049000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000109"}},"subtitle":["a model to explore the memory hierarchy for bandwidth improvements"],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":31,"alternative-id":["10.1145\/2000064.2000109","10.1145\/2000064"],"URL":"https:\/\/doi.org\/10.1145\/2000064.2000109","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2024723.2000109","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}