{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:47:10Z","timestamp":1772164030607,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":40,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/2000064.2000113","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T13:34:50Z","timestamp":1309268090000},"page":"413-424","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":112,"title":["DBAR"],"prefix":"10.1145","author":[{"given":"Sheng","family":"Ma","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Natalie","family":"Enright Jerger","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.38"},{"key":"e_1_3_2_2_2_1","first-page":"88","volume-title":"ISSCC 2008","author":"Bell S.","year":"2008","unstructured":"S. Bell : A 64-core SoC with mesh interconnect . In ISSCC 2008 , pages 88 -- 598 , February 2008 . S. Bell et al. TILE64 - processor: A 64-core SoC with mesh interconnect. In ISSCC 2008, pages 88--598, February 2008."},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.877831"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2034348"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_3_2_2_8_1","volume-title":"Principles and Practices of Interconnection Networks","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA, 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2003."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.473515"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.532115"},{"key":"e_1_3_2_2_13_1","volume-title":"On-Chip Networks","author":"Enright Jerger N.","year":"2009","unstructured":"N. Enright Jerger and L. Peh . On-Chip Networks . Morgan and Claypool Publishers , San Francisco, CA, USA , 1 edition, 2009 . N. Enright Jerger and L. Peh. On-Chip Networks. Morgan and Claypool Publishers, San Francisco, CA, USA, 1 edition, 2009."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263616"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140384"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.23"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.77"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"e_1_3_2_2_22_1","unstructured":"ITRS. International Technology Roadmap for Semiconductors 2007 edition. http:\/\/www.itrs.net 2007.  ITRS. International Technology Roadmap for Semiconductors 2007 edition. http:\/\/www.itrs.net 2007."},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1987.1096719"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601881"},{"key":"e_1_3_2_2_26_1","first-page":"180","volume-title":"DSD 2003","author":"Lei T.","year":"2003","unstructured":"T. Lei and S. Kumar . A two-step genetic algorithm for mapping task graphs to a network on chip architecture . In DSD 2003 , pages 180 -- 187 , September 2003 . T. Lei and S. Kumar. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In DSD 2003, pages 180--187, September 2003."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147125"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.78"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/646348.690553"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876446"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872030"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771805"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2002.1837"},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859641"},{"key":"e_1_3_2_2_37_1","unstructured":"SPEC. SPEC benchmarks. http:\/\/www.spec.org 2009.  SPEC. SPEC benchmarks. http:\/\/www.spec.org 2009."},{"key":"e_1_3_2_2_38_1","unstructured":"TPC. TPC benchmarks. http:\/\/www.tpc.org 2008.  TPC. TPC benchmarks. http:\/\/www.tpc.org 2008."},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"}],"event":{"name":"ISCA '11: The 38th Annual International Symposium on Computer Architecture","location":"San Jose California USA","acronym":"ISCA '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 38th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000113","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2000064.2000113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:09Z","timestamp":1750226049000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000113"}},"subtitle":["an efficient routing algorithm to support multiple concurrent applications in networks-on-chip"],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":40,"alternative-id":["10.1145\/2000064.2000113","10.1145\/2000064"],"URL":"https:\/\/doi.org\/10.1145\/2000064.2000113","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2024723.2000113","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}