{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T03:46:39Z","timestamp":1772163999292,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,4]],"date-time":"2011-06-04T00:00:00Z","timestamp":1307145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,4]]},"DOI":"10.1145\/2000064.2000118","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T13:34:50Z","timestamp":1309268090000},"page":"461-472","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":75,"title":["Energy-efficient cache design using variable-strength error-correcting codes"],"prefix":"10.1145","author":[{"given":"Alaa R.","family":"Alameldeen","sequence":"first","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilya","family":"Wagner","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zeshan","family":"Chishti","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Wu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[{"name":"Intel Corporation, Hillsboro, OR, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,4]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669127"},{"key":"e_1_3_2_2_3_1","volume-title":"Algebraic coding theory","author":"Berlekamp R.","year":"1968","unstructured":"Elwyn. R. Berlekamp , Algebraic coding theory , New York : McGraw-Hill , chapter 7, 1968 . Elwyn. R. Berlekamp, Algebraic coding theory, New York: McGraw-Hill, chapter 7, 1968."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.238496"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997876"},{"key":"e_1_3_2_2_6_1","first-page":"17","article-title":"Inversionless decoding of binary BCH codes","author":"Burton Herbert O.","year":"1971","unstructured":"Herbert O. Burton , \" Inversionless decoding of binary BCH codes \", IEEE Transactions on Information Theory , vol. I T- 17 , pp. 464--466, 1971 . Herbert O. Burton, \"Inversionless decoding of binary BCH codes\", IEEE Transactions on Information Theory, vol. IT-17, pp. 464--466, 1971.","journal-title":"IEEE Transactions on Information Theory"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.282.0124"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1964.1053699"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"crossref","DOI":"10.1002\/0471792748","volume-title":"Code Design for Dependable Systems: Theory and Practical Applications","author":"Fujiwara Eiji","year":"2006","unstructured":"Eiji Fujiwara , Code Design for Dependable Systems: Theory and Practical Applications , Wiley-Interscience , 2006 . Eiji Fujiwara, Code Design for Dependable Systems: Theory and Practical Applications, Wiley-Interscience, 2006."},{"key":"e_1_3_2_2_11_1","volume-title":"Theory and Practice","author":"van de Goor Ad J.","year":"1991","unstructured":"Ad J. van de Goor , \" Testing Semiconductor Memories : Theory and Practice \", John Wiley & Sons, Inc. , NY 1991 . Ad J. van de Goor, \"Testing Semiconductor Memories: Theory and Practice\", John Wiley & Sons, Inc., NY 1991."},{"key":"e_1_3_2_2_12_1","first-page":"861","article-title":"A construction method for double error correcting codes for application to main memories","volume":"60","author":"Imai Hideki","year":"1977","unstructured":"Hideki Imai and Y. Kamiyanagi , \" A construction method for double error correcting codes for application to main memories \", Transactions of the IECE Japan , vol. J 60 -D, pp. 861 -- 868 , Oct. 1977 . Hideki Imai and Y. Kamiyanagi, \"A construction method for double error correcting codes for application to main memories\", Transactions of the IECE Japan, vol. J60-D, pp. 861--868, Oct. 1977.","journal-title":"Transactions of the IECE Japan"},{"key":"e_1_3_2_2_13_1","volume-title":"Jha and Sandeep Gupta, \"Testing of Digital Systems","author":"Niraj","year":"2002","unstructured":"Niraj K. Jha and Sandeep Gupta, \"Testing of Digital Systems \", Cambridge University Press , New York, NY 2002 Niraj K. Jha and Sandeep Gupta, \"Testing of Digital Systems\", Cambridge University Press, New York, NY 2002"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331719"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.301000"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1965.1053833"},{"issue":"9","key":"e_1_3_2_2_18_1","first-page":"1313","article-title":"Parallel encoder and decoder architecture for cyclic codes","volume":"79","author":"Matsushima Tomako","year":"1996","unstructured":"Tomako Matsushima , Toshiyasu Matsushima , and Shigeichi Hirasawa , \" Parallel encoder and decoder architecture for cyclic codes \", IEICE Trans. on Fundamentals , vol. E79A , no. 9 , pp. 1313 -- 1323 , 1996 . Tomako Matsushima, Toshiyasu Matsushima, and Shigeichi Hirasawa, \"Parallel encoder and decoder architecture for cyclic codes\", IEICE Trans. on Fundamentals, vol. E79A, no. 9, pp. 1313--1323, 1996.","journal-title":"IEICE Trans. on Fundamentals"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_3_2_2_20_1","volume-title":"Error-control coding for computer systems","author":"Rao Thammavarapu R.N.","year":"1989","unstructured":"Thammavarapu R.N. Rao , Eiji Fujiwara , Error-control coding for computer systems , Prentice-Hall, Inc. , NJ , 1989 . Thammavarapu R.N. Rao, Eiji Fujiwara, Error-control coding for computer systems, Prentice-Hall, Inc., NJ, 1989."},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-e.1991.0040"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.83"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289279"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.354942"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"e_1_3_2_2_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"}],"event":{"name":"ISCA '11: The 38th Annual International Symposium on Computer Architecture","location":"San Jose California USA","acronym":"ISCA '11","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE CS"]},"container-title":["Proceedings of the 38th annual international symposium on Computer architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000118","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2000064.2000118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T05:54:09Z","timestamp":1750226049000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2000064.2000118"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,4]]},"references-count":28,"alternative-id":["10.1145\/2000064.2000118","10.1145\/2000064"],"URL":"https:\/\/doi.org\/10.1145\/2000064.2000118","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/2024723.2000118","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[2011,6,4]]},"assertion":[{"value":"2011-06-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}