{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:43Z","timestamp":1759146943004,"version":"3.41.0"},"reference-count":20,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2011,10]]},"abstract":"<jats:p>A clock polarity assignment method is proposed that reduces the peak current on the vdd\/gnd rails of an integrated circuit. The impacts of (i) the output capacitive load on the peak current drawn by the sink-level clock buffers, and (ii) the buffer\/inverter replacement scheme of polarity assignment on timing accuracy are considered in the formulation. The proposed sink-level-only polarity assignment is performed by a lexi-search algorithm in order to balance the peak current on the clock tree. Most of the previous polarity assignment methods that do not include clock tree resynthesis lead to an undesirable increase in the worst corner clock skew. Hence, a skew-tuning scheme is proposed that reduces the clock skew through polarity refinement and not through clock tree resynthesis. The proposed polarity assignment method with the skew-tuning scheme is implemented within an industrial design flow for practicality. Experimental results show that the worst-case peak current drawn by the clock tree can be reduced by an average of 36.5%. The worst corner clock skew is increased from 60.7ps to 76.2ps by applying the proposed polarity assignment method. The proposed skew-tuning scheme reduces the worst-case clock skew from 76.2ps to 61.5ps, on average, with a limited degradation in the peak current improvement (36.5% to 31.2%, on average).<\/jats:p>","DOI":"10.1145\/2003695.2003709","type":"journal-article","created":{"date-parts":[[2011,10,25]],"date-time":"2011-10-25T12:23:05Z","timestamp":1319545385000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Clock buffer polarity assignment with skew tuning"],"prefix":"10.1145","volume":"16","author":[{"given":"Jianchao","family":"Lu","sequence":"first","affiliation":[{"name":"Drexel University, Philadelphia, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,10,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-2217(97)00266-X"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.771182"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1497561.1497574"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2066650"},{"volume-title":"Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED'10)","author":"Lu J.","key":"e_1_2_1_5_1","unstructured":"Lu , J. and Taskin , B . 2010a. Clock buffer polarity assignment considering capacitive load . In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED'10) . IEEE, Los Alamitos, CA, 765--770. Lu, J. and Taskin, B. 2010a. Clock buffer polarity assignment considering capacitive load. In Proceedings of the 11th International Symposium on Quality Electronic Design (ISQED'10). IEEE, Los Alamitos, CA, 765--770."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.62"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0653(04)00240-9"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065629"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277128"},{"volume-title":"Proceedings of the IEEE International Joint Conference on Neural Networks. IEEE","author":"Pandit S.","key":"e_1_2_1_10_1","unstructured":"Pandit , S. and Srinivas , K . 1991. A lexisearch algorithm for traveling salesman problem . In Proceedings of the IEEE International Joint Conference on Neural Networks. IEEE , Los Alamitos, CA, 2521--2527. Pandit, S. and Srinivas, K. 1991. A lexisearch algorithm for traveling salesman problem. In Proceedings of the IEEE International Joint Conference on Neural Networks. IEEE, Los Alamitos, CA, 2521--2527."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.ejor.2005.09.014"},{"volume-title":"Digital Integrated Circuits: A Design Perspective. Pearson Education","author":"Rabaey J. M.","key":"e_1_2_1_12_1","unstructured":"Rabaey , J. M. , Chandrakasan , A. P. , and Nikoli , B . Digital Integrated Circuits: A Design Perspective. Pearson Education , Upper Saddle River, NJ. Rabaey, J. M., Chandrakasan, A. P., and Nikoli, B. Digital Integrated Circuits: A Design Perspective. Pearson Education, Upper Saddle River, NJ."},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'08)","author":"Ryu Y.","key":"e_1_2_1_13_1","unstructured":"Ryu , Y. and Kim , T . 2008. Clock buffer polarity assignment combined with clock tree generation for power\/ground noise minimization . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'08) . IEEE, Los Alamitos, CA, 416--419. Ryu, Y. and Kim, T. 2008. Clock buffer polarity assignment combined with clock tree generation for power\/ground noise minimization. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD'08). IEEE, Los Alamitos, CA, 416--419."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233615"},{"volume-title":"Design Compiler User Guide B-2008.09 Ed","author":"Synopsys Inc. 2008a.","key":"e_1_2_1_15_1","unstructured":"Synopsys Inc. 2008a. Design Compiler User Guide B-2008.09 Ed . Synopsys Inc . Synopsys Inc. 2008a. Design Compiler User Guide B-2008.09 Ed. Synopsys Inc."},{"volume-title":"Nanosim User Guide B-2008.09 Ed","author":"Synopsys Inc. 2008b.","key":"e_1_2_1_16_1","unstructured":"Synopsys Inc. 2008b. Nanosim User Guide B-2008.09 Ed . Synopsys Inc . Synopsys Inc. 2008b. Nanosim User Guide B-2008.09 Ed. Synopsys Inc."},{"volume-title":"Star-RCXT User Guide B-2008.12 Ed","author":"Synopsys Inc. 2008c.","key":"e_1_2_1_17_1","unstructured":"Synopsys Inc. 2008c. Star-RCXT User Guide B-2008.12 Ed . Synopsys Inc . Synopsys Inc. 2008c. Star-RCXT User Guide B-2008.12 Ed. Synopsys Inc."},{"volume-title":"IC Compiler User Guide: Implementation B-2008.09-SP4 Ed","author":"Synopsys Inc. 2009a.","key":"e_1_2_1_18_1","unstructured":"Synopsys Inc. 2009a. IC Compiler User Guide: Implementation B-2008.09-SP4 Ed . Synopsys Inc . Synopsys Inc. 2009a. IC Compiler User Guide: Implementation B-2008.09-SP4 Ed. Synopsys Inc."},{"volume-title":"Synopsys 90nm Generic Library","author":"Synopsys Inc. 2009b.","key":"e_1_2_1_19_1","unstructured":"Synopsys Inc. 2009b. Synopsys 90nm Generic Library . Synopsys Inc . Synopsys Inc. 2009b. Synopsys 90nm Generic Library. Synopsys Inc."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996615"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2003695.2003709","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2003695.2003709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:32Z","timestamp":1750240472000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2003695.2003709"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":20,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,10]]}},"alternative-id":["10.1145\/2003695.2003709"],"URL":"https:\/\/doi.org\/10.1145\/2003695.2003709","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2011,10]]},"assertion":[{"value":"2010-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-10-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}