{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:55Z","timestamp":1750307335777,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":4,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T00:00:00Z","timestamp":1304380800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,3]]},"DOI":"10.1145\/2016604.2016629","type":"proceedings-article","created":{"date-parts":[[2011,8,10]],"date-time":"2011-08-10T16:16:32Z","timestamp":1312992992000},"page":"1-2","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["AstroLIT"],"prefix":"10.1145","author":[{"given":"Guilherme","family":"Ottoni","sequence":"first","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}]},{"given":"Gautham","family":"Chinya","sequence":"additional","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}]},{"given":"Gerolf","family":"Hoflehner","sequence":"additional","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}]},{"given":"Jamison","family":"Collins","sequence":"additional","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}]},{"given":"Amit","family":"Kumar","sequence":"additional","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}]},{"given":"Ethan","family":"Schuchman","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Intel Corporation"}]},{"given":"David","family":"Ditzel","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Intel Corporation"}]},{"given":"Ronak","family":"Singhal","sequence":"additional","affiliation":[{"name":"Intel Architecture Group, Intel Corporation"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}]}],"member":"320","published-online":{"date-parts":[[2011,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_3_1","volume":"200","author":"Singhal R.","unstructured":"R. Singhal , K. S. Venkatraman , E. R. Cohn , J. G. Holm , D. A. Koufaty , M.-J. Lin , M. J. Madhav , M. Mattwandel , N. Nidhi , J. D. Pearce , and M. Seshadri . Performance analysis and validation of the Intel\u00ae Pentium\u00ae 4 processor on 90nm technology. Intel Technology Journal , 200 4. R. Singhal, K. S. Venkatraman, E. R. Cohn, J. G. Holm, D. A. Koufaty, M.-J. Lin, M. J. Madhav, M. Mattwandel, N. Nidhi, J. D. Pearce, and M. Seshadri. Performance analysis and validation of the Intel\u00ae Pentium\u00ae 4 processor on 90nm technology. Intel Technology Journal, 2004.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859629"}],"event":{"name":"CF'11: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF'11"},"container-title":["Proceedings of the 8th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2016604.2016629","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2016604.2016629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:06:14Z","timestamp":1750244774000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2016604.2016629"}},"subtitle":["enabling simulation-based microarchitecture comparison between Intel\u00ae and Transmeta designs"],"short-title":[],"issued":{"date-parts":[[2011,5,3]]},"references-count":4,"alternative-id":["10.1145\/2016604.2016629","10.1145\/2016604"],"URL":"https:\/\/doi.org\/10.1145\/2016604.2016629","relation":{},"subject":[],"published":{"date-parts":[[2011,5,3]]},"assertion":[{"value":"2011-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}