{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T18:08:42Z","timestamp":1758823722933,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T00:00:00Z","timestamp":1304380800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,5,3]]},"DOI":"10.1145\/2016604.2016635","type":"proceedings-article","created":{"date-parts":[[2011,8,10]],"date-time":"2011-08-10T16:16:32Z","timestamp":1312992992000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Harmonia"],"prefix":"10.1145","author":[{"given":"Guilherme","family":"Ottoni","sequence":"first","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Hartin","sequence":"additional","affiliation":[{"name":"Atom Processor Architecture, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Weaver","sequence":"additional","affiliation":[{"name":"Atom Processor Architecture, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Brandt","sequence":"additional","affiliation":[{"name":"Atom Processor Architecture, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Belliappa","family":"Kuttanna","sequence":"additional","affiliation":[{"name":"Atom Processor Architecture, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Microarchitecture Research Lab, Intel Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,5,3]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho A.","year":"1986","unstructured":"A. Aho , R. Sethi , and J. Ullman . Compilers: Principles, Techniques, and Tools . Addison-Wesley , Reading, MA , 1986 . A. Aho, R. Sethi, and J. Ullman. Compilers: Principles, Techniques, and Tools. Addison-Wesley, Reading, MA, 1986."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.825694"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation","author":"Bansal S.","year":"2008","unstructured":"S. Bansal and A. Aiken . Binary translation using peephole superoptimizers . In Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation , 2008 . S. Bansal and A. Aiken. Binary translation using peephole superoptimizers. In Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation, 2008."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956550"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 1st Workshop on Architectural and Microarchitectural Support for Binary Translation","author":"Borin E.","year":"2008","unstructured":"E. Borin and Y. Wu . Characterization of dynamic binary translation overhead . In Proceedings of the 1st Workshop on Architectural and Microarchitectural Support for Binary Translation , June 2008 . E. Borin and Y. Wu. Characterization of dynamic binary translation overhead. In Proceedings of the 1st Workshop on Architectural and Microarchitectural Support for Binary Translation, June 2008."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 6th Workshop on Optimizations for DSP and Embedded Systems","author":"Chen J.-Y.","year":"2008","unstructured":"J.-Y. Chen , W. Yang , T.-H. Hung , H.-M. Su , and W.-C. Hsu . On static binary translation and optimization for ARM-based applications . In Proceedings of the 6th Workshop on Optimizations for DSP and Embedded Systems , April 2008 . J.-Y. Chen, W. Yang, T.-H. Hung, H.-M. Su, and W.-C. Hsu. On static binary translation and optimization for ARM-based applications. In Proceedings of the 6th Workshop on Optimizations for DSP and Embedded Systems, April 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.671403"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.825697"},{"key":"e_1_3_2_1_11_1","volume-title":"Engineering a Compiler","author":"Cooper K.","year":"2004","unstructured":"K. Cooper and L. Torczon . Engineering a Compiler . Morgan Kaufmann Publishers Inc ., 2004 . K. Cooper and L. Torczon. Engineering a Compiler. Morgan Kaufmann Publishers Inc., 2004."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/258915.258943"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776263"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.931892"},{"key":"e_1_3_2_1_15_1","unstructured":"GCC. Web site: http:\/\/gcc.gnu.org.  GCC. Web site: http:\/\/gcc.gnu.org."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/225160.225189"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.10"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.30"},{"key":"e_1_3_2_1_19_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual","author":"Intel Corporation","year":"2011","unstructured":"Intel Corporation . Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual . Santa Clara, CA , 2011 . Intel Corporation. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. Santa Clara, CA, 2011."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956565"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/11688839_14"},{"key":"e_1_3_2_1_22_1","unstructured":"Apple's Rosetta. Web site: http:\/\/www.apple.com\/rosetta\/.  Apple's Rosetta. Web site: http:\/\/www.apple.com\/rosetta\/."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815695.1815724"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/277650.277743"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/882506.885137"},{"key":"e_1_3_2_1_26_1","unstructured":"QEMU. Web site: http:\/\/www.qemu.org.  QEMU. Web site: http:\/\/www.qemu.org."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776265"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/524279"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/151220.151227"},{"key":"e_1_3_2_1_30_1","first-page":"230","article-title":"On computable numbers, with an application to the entscheidungsproblem","volume":"42","author":"Turing A. M.","year":"1936","unstructured":"A. M. Turing . On computable numbers, with an application to the entscheidungsproblem . Proceedings of the London Mathematical Society. Second Series , 42 : 230 -- 265 , 1936 . A. M. Turing. On computable numbers, with an application to the entscheidungsproblem. Proceedings of the London Mathematical Society. Second Series, 42:230--265, 1936.","journal-title":"Proceedings of the London Mathematical Society. Second Series"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/351403.351414"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/12276.13338"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/2392163.2392166"}],"event":{"name":"CF'11: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Ischia Italy","acronym":"CF'11"},"container-title":["Proceedings of the 8th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2016604.2016635","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2016604.2016635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:06:14Z","timestamp":1750244774000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2016604.2016635"}},"subtitle":["a transparent, efficient, and harmonious dynamic binary translator targeting the Intel\u00ae architecture"],"short-title":[],"issued":{"date-parts":[[2011,5,3]]},"references-count":33,"alternative-id":["10.1145\/2016604.2016635","10.1145\/2016604"],"URL":"https:\/\/doi.org\/10.1145\/2016604.2016635","relation":{},"subject":[],"published":{"date-parts":[[2011,5,3]]},"assertion":[{"value":"2011-05-03","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}