{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:25:19Z","timestamp":1750307119614,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,8,30]],"date-time":"2011-08-30T00:00:00Z","timestamp":1314662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,8,30]]},"DOI":"10.1145\/2020876.2020893","type":"proceedings-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:22:45Z","timestamp":1314804165000},"page":"67-72","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Ring oscillators for functional and delay test of latches and flip-flops"],"prefix":"10.1145","author":[{"given":"Renato P.","family":"Ribas","sequence":"first","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Yuyang","family":"Sun","sequence":"additional","affiliation":[{"name":"UBC, Vancouver, BC, Canada"}]},{"given":"Andr\u00e9 I.","family":"Reis","sequence":"additional","affiliation":[{"name":"UFRGS, Porto Alegre, Brazil"}]},{"given":"Andr\u00e9","family":"Ivanov","sequence":"additional","affiliation":[{"name":"UBC, Vancouver, BC, Canada"}]}],"member":"320","published-online":{"date-parts":[[2011,8,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881196"},{"key":"e_1_3_2_1_2_1","first-page":"6.1","volume-title":"Validating an ASIC standard cell library,\" Proc. of IEEE ASIC Seminar and Exhibit","author":"Agatstein W.","year":"1990","unstructured":"W. Agatstein , K. McFaul , and P. Themins , \" Validating an ASIC standard cell library,\" Proc. of IEEE ASIC Seminar and Exhibit , pp.12\/( 6.1 -- 6.5 ), 1990 . W. Agatstein, K. McFaul, and P. Themins, \"Validating an ASIC standard cell library,\" Proc. of IEEE ASIC Seminar and Exhibit, pp.12\/(6.1--6.5), 1990."},{"key":"e_1_3_2_1_3_1","first-page":"460","article-title":"A systematic DFT procedure for library cells","author":"Xu J.","year":"1999","unstructured":"J. Xu , R. Kundu , and F. J. Ferguson , \" A systematic DFT procedure for library cells ,\" Proc. of IEEE VLSI Test Symp. (VTS) , pp. 460 -- 466 , 1999 . J. Xu, R. Kundu, and F. J. Ferguson, \"A systematic DFT procedure for library cells,\" Proc. of IEEE VLSI Test Symp. (VTS), pp.460--66, 1999.","journal-title":"Proc. of IEEE VLSI Test Symp. (VTS)"},{"key":"e_1_3_2_1_4_1","first-page":"41","article-title":"Random sampling for on-chip characterization of standard-cell propagation delay","author":"Maggioni S.","year":"2003","unstructured":"S. Maggioni , A. Veggetti , A. Bogliolo , and L. Croce , \" Random sampling for on-chip characterization of standard-cell propagation delay ,\" Proc. of Int'l Symp. on Quality Electronic Design (ISQED) , pp. 41 -- 45 , 2003 . S. Maggioni, A. Veggetti, A. Bogliolo, and L. Croce, \"Random sampling for on-chip characterization of standard-cell propagation delay,\" Proc. of Int'l Symp. on Quality Electronic Design (ISQED), pp.41--45, 2003.","journal-title":"Proc. of Int'l Symp. on Quality Electronic Design (ISQED)"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895514"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.766819"},{"key":"e_1_3_2_1_7_1","first-page":"189","article-title":"Logic characterization vehicle to determine process variation impact on yield and performance of digital circuits","author":"Hess C.","year":"2002","unstructured":"C. Hess , B. E. Stine , L. H. Weiland , and K. Sawada , \" Logic characterization vehicle to determine process variation impact on yield and performance of digital circuits ,\" Proc. of IEEE Int.'l Conf. on Microelectronic Test Structures , pp. 189 -- 196 , 2002 . C. Hess, B. E. Stine, L. H. Weiland, and K. Sawada, \"Logic characterization vehicle to determine process variation impact on yield and performance of digital circuits,\" Proc. of IEEE Int.'l Conf. on Microelectronic Test Structures, pp.189--96, 2002.","journal-title":"Proc. of IEEE Int.'l Conf. on Microelectronic Test Structures"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040125"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.295040"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.250192"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/882503.884929"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.41"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.58286"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491792"},{"key":"e_1_3_2_1_16_1","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit design","author":"Cao Y.","year":"2000","unstructured":"Y. Cao , T. Sato , D. Sylvester , M. Orshansky , and C. Hu , \" New paradigm of predictive MOSFET and interconnect modeling for early circuit design ,\" Proc. of IEEE Custom Integrated Circuits Conf. (CICC) , pp. 201 - 204 , 2000 . Y. Cao, T. Sato, D. Sylvester, M. Orshansky, and C. Hu, \"New paradigm of predictive MOSFET and interconnect modeling for early circuit design,\" Proc. of IEEE Custom Integrated Circuits Conf. (CICC), pp.201-04, 2000.","journal-title":"Proc. of IEEE Custom Integrated Circuits Conf. (CICC)"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158098"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"e_1_3_2_1_19_1","first-page":"2733","article-title":"Efficient test circuit to qualify logic cells","author":"Ribas R. P.","year":"2009","unstructured":"R. P. Ribas , S. Bavaresco , M. Lubaszewski , and A. I. Reis , \" Efficient test circuit to qualify logic cells ,\" Proc. of IEEE Int'l Symp. on Circuits and Systems (ISCAS) , pp. 2733 -- 2736 , 2009 . R. P. Ribas, S. Bavaresco, M. Lubaszewski, and A. I. Reis, \"Efficient test circuit to qualify logic cells,\" Proc. of IEEE Int'l Symp. on Circuits and Systems (ISCAS), pp.2733--36, 2009.","journal-title":"Proc. of IEEE Int'l Symp. on Circuits and Systems (ISCAS)"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.11.012"}],"event":{"name":"SBCCI '11: 24th Symposium on Integrated Circuits and Systems Design","sponsor":["SBMicro","IEEE ICAS","IEEE Circuits and Systems Society","SBC","SIGDA ACM Special Interest Group on Design Automation"],"location":"Jo\u00e3o Pessoa Brazil","acronym":"SBCCI '11"},"container-title":["Proceedings of the 24th symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2020876.2020893","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2020876.2020893","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:48:22Z","timestamp":1750240102000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2020876.2020893"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8,30]]},"references-count":20,"alternative-id":["10.1145\/2020876.2020893","10.1145\/2020876"],"URL":"https:\/\/doi.org\/10.1145\/2020876.2020893","relation":{},"subject":[],"published":{"date-parts":[[2011,8,30]]},"assertion":[{"value":"2011-08-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}