{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:25:19Z","timestamp":1750307119815,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,8,30]],"date-time":"2011-08-30T00:00:00Z","timestamp":1314662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,8,30]]},"DOI":"10.1145\/2020876.2020901","type":"proceedings-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:22:45Z","timestamp":1314804165000},"page":"103-108","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Area impact analysis of via-configurable regular fabric for digital integrated circuit design"],"prefix":"10.1145","author":[{"given":"Vin\u00edcius","family":"Dal Bem","sequence":"first","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul & Federal University of Rio Grande, Porto Alegre & Rio Grande, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos E.","family":"Klock","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vinicius","family":"Callegaro","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andr\u00e9 I.","family":"Reis","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,8,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","DOI":"10.1117\/3.401208","volume-title":"Resolution Enhancement Techniques in Optical Lithography","author":"Wong A. K. K.","year":"2001","unstructured":"A. K. K. Wong , Resolution Enhancement Techniques in Optical Lithography , Bellingham, WA : SPIE , 2001 . A. K. K. Wong, Resolution Enhancement Techniques in Optical Lithography, Bellingham, WA: SPIE, 2001."},{"key":"e_1_3_2_1_3_1","first-page":"468","volume-title":"Automation and Test in Europe Conf. (DATE)","author":"Koorapaty A.","year":"2004","unstructured":"A. Koorapaty , V. Khetrpal , P. Gopalakrishnan , M. Fu , and L. Pileggi , \" Exploring logic block granularity for regular fabrics,\" Proc. of Design , Automation and Test in Europe Conf. (DATE) , pp. 468 -- 473 , 2004 . A. Koorapaty, V. Khetrpal, P. Gopalakrishnan, M. Fu, and L. Pileggi, \"Exploring logic block granularity for regular fabrics,\" Proc. of Design, Automation and Test in Europe Conf. (DATE), pp. 468--473, 2004."},{"key":"e_1_3_2_1_4_1","first-page":"162","volume-title":"Conf. on Computer Design (ICCD)","author":"Tong K. Y.","year":"2006","unstructured":"K. Y. Tong , V. Rovner , L. T. Pileggi , and V. Kheterpal , \" Design methodology of regular logic bricks for robust integrated circuits,\" Proc. of Int . Conf. on Computer Design (ICCD) , pp. 162 -- 167 , 2006 . K. Y. Tong, V. Rovner, L. T. Pileggi, and V. Kheterpal, \"Design methodology of regular logic bricks for robust integrated circuits,\" Proc. of Int. Conf. on Computer Design (ICCD), pp.162--167, 2006."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811454"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382645"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640041"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065675"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.50"},{"key":"e_1_3_2_1_11_1","first-page":"335","article-title":"VCTA: a via-configurable transistor array regular fabric","author":"Pons M.","year":"2010","unstructured":"M. Pons , F. Moll , A. Rubio , J. Abella , X. Vera , and A. Gonz\u00e1lez , \" VCTA: a via-configurable transistor array regular fabric ,\" Proc. of VLSI System on Chip Conference (VLSI-SoC) , pp. 335 -- 340 , 2010 . M. Pons, F. Moll, A. Rubio, J. Abella, X. Vera, and A. Gonz\u00e1lez, \"VCTA: a via-configurable transistor array regular fabric,\" Proc. of VLSI System on Chip Conference (VLSI-SoC), pp.335--340, 2010.","journal-title":"Proc. of VLSI System on Chip Conference (VLSI-SoC)"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/946246.946571"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.999"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.51"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810315"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266126"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675787"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996623"},{"key":"e_1_3_2_1_19_1","volume-title":"Combinatorial Optimization: Algorithms and Complexity","author":"Papadimitriou C. H.","year":"1982","unstructured":"C. H. Papadimitriou and K. Steiglitz , Combinatorial Optimization: Algorithms and Complexity , Prentice-Hall, Inc. Upper Saddle River, NJ, USA 1982 . C. H. Papadimitriou and K. Steiglitz, Combinatorial Optimization: Algorithms and Complexity, Prentice-Hall, Inc. Upper Saddle River, NJ, USA 1982."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"T. Sasao \"Equivalence Classes of Logic Functions \" in Switching Theory for Logic Synthesis. Kluwer Academic Publishers. 1999.   T. Sasao \"Equivalence Classes of Logic Functions \" in Switching Theory for Logic Synthesis. Kluwer Academic Publishers. 1999.","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"e_1_3_2_1_22_1","first-page":"695","volume-title":"ISCAS","author":"Brglez F.","year":"1985","unstructured":"F. Brglez and H. Fujiwara , \" A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran \", ISCAS 1985 , pp. 695 -- 698 . F. Brglez and H. Fujiwara, \"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran\", ISCAS 1985, pp. 695--698."},{"key":"e_1_3_2_1_23_1","unstructured":"Obtained as subset of IWLS 2005 benchmarks circuits. http:\/\/www.iwls.org\/iwls2005\/benchmarks.html.  Obtained as subset of IWLS 2005 benchmarks circuits. http:\/\/www.iwls.org\/iwls2005\/benchmarks.html."},{"key":"e_1_3_2_1_24_1","unstructured":"Community within open source hardware IP-cores. http:\/\/opencores.org\/.  Community within open source hardware IP-cores. http:\/\/opencores.org\/."},{"key":"e_1_3_2_1_25_1","unstructured":"FreePDK 45 a fictitious CMOS process and design rules. http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents  FreePDK 45 a fictitious CMOS process and design rules. http:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents"}],"event":{"name":"SBCCI '11: 24th Symposium on Integrated Circuits and Systems Design","sponsor":["SBMicro","IEEE ICAS","IEEE Circuits and Systems Society","SBC","SIGDA ACM Special Interest Group on Design Automation"],"location":"Jo\u00e3o Pessoa Brazil","acronym":"SBCCI '11"},"container-title":["Proceedings of the 24th symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2020876.2020901","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2020876.2020901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:48:22Z","timestamp":1750240102000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2020876.2020901"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8,30]]},"references-count":24,"alternative-id":["10.1145\/2020876.2020901","10.1145\/2020876"],"URL":"https:\/\/doi.org\/10.1145\/2020876.2020901","relation":{},"subject":[],"published":{"date-parts":[[2011,8,30]]},"assertion":[{"value":"2011-08-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}