{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:25:20Z","timestamp":1750307120026,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,8,30]],"date-time":"2011-08-30T00:00:00Z","timestamp":1314662400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,8,30]]},"DOI":"10.1145\/2020876.2020914","type":"proceedings-article","created":{"date-parts":[[2011,8,31]],"date-time":"2011-08-31T15:22:45Z","timestamp":1314804165000},"page":"161-166","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Using dynamic partial reconfiguration to detect sees in microprocessors through non-intrusive hybrid technique"],"prefix":"10.1145","author":[{"given":"Jose Rodrigo","family":"Azambuja","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauricio","family":"Altieri","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,8,30]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0041"},{"key":"e_1_3_2_1_3_1","first-page":"6","volume-title":"Chapter Design","author":"International Technology Roadmap","year":"2005","unstructured":"International Technology Roadmap for Semiconductors : 2005 Edition , Chapter Design , pp. 6 -- 7 , 2005 . International Technology Roadmap for Semiconductors: 2005 Edition, Chapter Design, pp. 6--7, 2005."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.85"},{"key":"e_1_3_2_1_6_1","first-page":"197","article-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","author":"Carmichael","year":"2006","unstructured":"C. Carmichael . \" Triple Module Redundancy Design Techniques for Virtex FPGAs \". Xilinx Application Notes 197 , 2006 . C. Carmichael. \"Triple Module Redundancy Design Techniques for Virtex FPGAs\". Xilinx Application Notes 197, 2006.","journal-title":"Xilinx Application Notes"},{"key":"e_1_3_2_1_7_1","first-page":"438","volume-title":"Dynamic and Partial FPGA Exploitation","author":"Becker J.","year":"2007","unstructured":"Becker , J. , Hubner , M. , Hettich , G. , Constapel , R. , Eisenmann , J. , Luka , J. Dynamic and Partial FPGA Exploitation . 2007 . Proc. of the IEEE , vol. 95 , no.2, pp. 438 -- 452 , Feb. 2007 Becker, J., Hubner, M., Hettich, G., Constapel, R., Eisenmann, J., Luka, J. Dynamic and Partial FPGA Exploitation. 2007. Proc. of the IEEE, vol.95, no.2, pp.438--452, Feb. 2007"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1404371.1404426"},{"key":"e_1_3_2_1_9_1","unstructured":"Azambuja J. R. Pagliarini S. A. Rosa L. Kastensmidt F. L. Exploring the limitations of software-based techniques in SEE fault coverage.  Azambuja J. R. Pagliarini S. A. Rosa L. Kastensmidt F. L. Exploring the limitations of software-based techniques in SEE fault coverage."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676066"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/24.994926"},{"key":"e_1_3_2_1_12_1","volume-title":"Proceedings IFIP Int. Working Conf. Dependable Computing for Critical Applications (DCCA-05)","author":"Mcfearin L. D.","year":"1995","unstructured":"Mcfearin , L. D. , and Nair , V. S. S. Control-flow checking using assertions. 1995 . Proceedings IFIP Int. Working Conf. Dependable Computing for Critical Applications (DCCA-05) , Urbana-Champaign, IL , Sep. 1995 . Mcfearin, L. D., and Nair, V. S. S. Control-flow checking using assertions. 1995. Proceedings IFIP Int. Working Conf. Dependable Computing for Critical Applications (DCCA-05), Urbana-Champaign, IL, Sep. 1995."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.774911"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.14"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.2145"},{"key":"e_1_3_2_1_16_1","first-page":"245","volume-title":"Proceedings of 12th Int. Symp. Fault-Tolerant Computing (FTCS-12)","author":"Namjoo M.","year":"1982","unstructured":"Namjoo , M. , and McCluskey , E. J. Watchdog processors and capability checking. 1982 . Proceedings of 12th Int. Symp. Fault-Tolerant Computing (FTCS-12) , pp. 245 -- 248 , 1982 . Namjoo, M., and McCluskey, E. J. Watchdog processors and capability checking. 1982. Proceedings of 12th Int. Symp. Fault-Tolerant Computing (FTCS-12), pp. 245--248, 1982."},{"key":"e_1_3_2_1_17_1","first-page":"622","volume-title":"Proceedings of IEEE Int. Test Conf. (ITC)","author":"Mahmood A.","year":"1983","unstructured":"Mahmood , A. , Lu , D. J. , and McCluskey , E. J. Concurrent fault detection using a watchdog processor and assertions. 1983 . Proceedings of IEEE Int. Test Conf. (ITC) , pp. 622 -- 628 , 1983 . Mahmood, A., Lu, D. J., and McCluskey, E. J. Concurrent fault detection using a watchdog processor and assertions. 1983. Proceedings of IEEE Int. Test Conf. (ITC), pp. 622--628, 1983."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676899"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.15"},{"key":"e_1_3_2_1_20_1","first-page":"145","volume-title":"Proceedings of 7th IEEE Latin-American Test Workshop","author":"Schillaci M.","year":"2006","unstructured":"Schillaci , M. , Reorda , M. S. , and Violante , M . A new approach to cope with single event upsets in processor-based systems. 2006 . Proceedings of 7th IEEE Latin-American Test Workshop , pp. 145 -- 150 , Mar. 2006 . Schillaci, M., Reorda, M. S., and Violante, M. A new approach to cope with single event upsets in processor-based systems. 2006. Proceedings of 7th IEEE Latin-American Test Workshop, pp. 145--150, Mar. 2006."},{"key":"e_1_3_2_1_21_1","volume-title":"A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems. RADECS","author":"Restrepo-Calle F.","year":"2010","unstructured":"Restrepo-Calle , F. , Martinez-Alvarez , A. Palomo , F. R. , Guzman-Miranda , H. , Aguirre , M. A. , Cuenca-Asensi , S. , A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems. RADECS , 2010 . Restrepo-Calle, F., Martinez-Alvarez, A. Palomo, F. R., Guzman-Miranda, H., Aguirre, M. A., Cuenca-Asensi, S., A Novel Co-Design Approach for Soft Errors Mitigation in Embedded Systems. RADECS, 2010."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5018-2"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2109398"}],"event":{"name":"SBCCI '11: 24th Symposium on Integrated Circuits and Systems Design","sponsor":["SBMicro","IEEE ICAS","IEEE Circuits and Systems Society","SBC","SIGDA ACM Special Interest Group on Design Automation"],"location":"Jo\u00e3o Pessoa Brazil","acronym":"SBCCI '11"},"container-title":["Proceedings of the 24th symposium on Integrated circuits and systems design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2020876.2020914","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2020876.2020914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:48:22Z","timestamp":1750240102000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2020876.2020914"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,8,30]]},"references-count":23,"alternative-id":["10.1145\/2020876.2020914","10.1145\/2020876"],"URL":"https:\/\/doi.org\/10.1145\/2020876.2020914","relation":{},"subject":[],"published":{"date-parts":[[2011,8,30]]},"assertion":[{"value":"2011-08-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}