{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:23:57Z","timestamp":1781713437286,"version":"3.54.5"},"reference-count":11,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2011,5,31]],"date-time":"2011-05-31T00:00:00Z","timestamp":1306800000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2011,5,31]]},"abstract":"<jats:p>The gem5 simulation infrastructure is the merger of the best aspects of the M5 [4] and GEMS [9] simulators. M5 provides a highly configurable simulation framework, multiple ISAs, and diverse CPU models. GEMS complements these features with a detailed and exible memory system, including support for multiple cache coherence protocols and interconnect models. Currently, gem5 supports most commercial ISAs (ARM, ALPHA, MIPS, Power, SPARC, and x86), including booting Linux on three of them (ARM, ALPHA, and x86).<\/jats:p>\n          <jats:p>The project is the result of the combined efforts of many academic and industrial institutions, including AMD, ARM, HP, MIPS, Princeton, MIT, and the Universities of Michigan, Texas, and Wisconsin. Over the past ten years, M5 and GEMS have been used in hundreds of publications and have been downloaded tens of thousands of times. The high level of collaboration on the gem5 project, combined with the previous success of the component parts and a liberal BSD-like license, make gem5 a valuable full-system simulation tool.<\/jats:p>","DOI":"10.1145\/2024716.2024718","type":"journal-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:32Z","timestamp":1315321832000},"page":"1-7","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4243,"title":["The gem5 simulator"],"prefix":"10.1145","volume":"39","author":[{"given":"Nathan","family":"Binkert","sequence":"first","affiliation":[{"name":"Hewlett-Packard Labs, Palo Alto, Cal."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bradford","family":"Beckmann","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, Wash"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gabriel","family":"Black","sequence":"additional","affiliation":[{"name":"Google, Inc., Mountain View, Cal."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven K.","family":"Reinhardt","sequence":"additional","affiliation":[{"name":"Advanced Micro Devices, Inc., Bellevue, Wash"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Saidi","sequence":"additional","affiliation":[{"name":"ARM, Inc., Austin, Tex."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arkaprava","family":"Basu","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joel","family":"Hestness","sequence":"additional","affiliation":[{"name":"University of Texas, Austin, Tex."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Derek R.","family":"Hower","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, Mass."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Somayeh","family":"Sardashti","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rathijit","family":"Sen","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Korey","family":"Sewell","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Muhammad","family":"Shoaib","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nilay","family":"Vaish","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark D.","family":"Hill","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David A.","family":"Wood","sequence":"additional","affiliation":[{"name":"University of Wisconsin, Madison, Wisc."}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2011,8,31]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_2_1_2_1","volume-title":"SimNow: A fast and functionally accurate AMD X86-64 system simulator. Tutorial at the IEEE International Workload Characterization Symposium","author":"Barnes B.","year":"2005","unstructured":"Barnes , B. , and Slice , J . SimNow: A fast and functionally accurate AMD X86-64 system simulator. Tutorial at the IEEE International Workload Characterization Symposium , 2005 . Barnes, B., and Slice, J. SimNow: A fast and functionally accurate AMD X86-64 system simulator. Tutorial at the IEEE International Workload Characterization Symposium, 2005."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"e_1_2_1_5_1","volume-title":"Processor and System-on-Chip Simulation","author":"Black G.","year":"2010","unstructured":"Black , G. , Binkert , N. , Reinhardt , S. K. , and Saidi , A . Processor and System-on-Chip Simulation . Springer , 2010 , ch. 5, \\Modular ISAIndependent Full-System Simulation\". Black, G., Binkert, N., Reinhardt, S. K., and Saidi, A. Processor and System-on-Chip Simulation. Springer, 2010, ch. 5, \\Modular ISAIndependent Full-System Simulation\"."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196116"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.17"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/166955.166979"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024716.2024718","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024716.2024718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:13Z","timestamp":1750240453000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024716.2024718"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,5,31]]},"references-count":11,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2011,5,31]]}},"alternative-id":["10.1145\/2024716.2024718"],"URL":"https:\/\/doi.org\/10.1145\/2024716.2024718","relation":{},"ISSN":["0163-5964"],"issn-type":[{"value":"0163-5964","type":"print"}],"subject":[],"published":{"date-parts":[[2011,5,31]]},"assertion":[{"value":"2011-08-31","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}