{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:56Z","timestamp":1763468036341,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2010-00079092010-0015336"],"award-info":[{"award-number":["2010-00079092010-0015336"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024738","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"59-64","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":61,"title":["Power management of hybrid DRAM\/PRAM-based main memory"],"prefix":"10.1145","author":[{"given":"Hyunsun","family":"Park","sequence":"first","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunggu","family":"Lee","sequence":"additional","affiliation":[{"name":"POSTECH"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Aug.","author":"Abdulla M.","year":"2010","unstructured":"M. Abdulla , and M. Greenberg , \" Will Phase Change Memory (PCM) Replace DRAM or NAND Flash?,\" Flash Memory Summit , Aug. 2010 . M. Abdulla, and M. Greenberg, \"Will Phase Change Memory (PCM) Replace DRAM or NAND Flash?,\" Flash Memory Summit, Aug. 2010."},{"key":"e_1_3_2_1_2_1","unstructured":"Numonyx \"Phase Change Memory (PCM): A new memory technology to enable new memory usage models \" available at www.numonyx.com\/en-us\/MemoryProducts\/PCM\/Pages\/PCM.aspx.  Numonyx \"Phase Change Memory (PCM): A new memory technology to enable new memory usage models \" available at www.numonyx.com\/en-us\/MemoryProducts\/PCM\/Pages\/PCM.aspx."},{"key":"e_1_3_2_1_3_1","unstructured":"EE Times Samsung to ship MCP with phase-change http:\/\/www.eetimes.com\/electronics-news\/4088727\/Samsung-to-ship-MCP-with-phase-change.  EE Times Samsung to ship MCP with phase-change http:\/\/www.eetimes.com\/electronics-news\/4088727\/Samsung-to-ship-MCP-with-phase-change."},{"key":"e_1_3_2_1_4_1","volume-title":"Proc. ISSCC","author":"Villa C.","year":"2010","unstructured":"C. Villa , A 45nm 1Gb 1.8V Phase-Change Memory ,\" Proc. ISSCC , 2010 . C. Villa, et al., \"A 45nm 1Gb 1.8V Phase-Change Memory,\" Proc. ISSCC, 2010."},{"key":"e_1_3_2_1_5_1","volume-title":"Proc. IEDM","author":"Nirschl T.","year":"2007","unstructured":"T. Nirschl , Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory ,\" Proc. IEDM , 2007 . T. Nirschl, et al., \"Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory,\" Proc. IEDM, 2007."},{"key":"e_1_3_2_1_6_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS) available at www.itrs.net.  International Technology Roadmap for Semiconductors (ITRS) available at www.itrs.net."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379268"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817524"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_3_2_1_14_1","volume-title":"PACT","author":"Zhou H.","year":"2001","unstructured":"H. Zhou , Adaptive Mode Control : A Static-Power-Efficient Cache Design,\" Proc . PACT , 2001 . H. Zhou, et al., \"Adaptive Mode Control: A Static-Power-Efficient Cache Design,\" Proc. PACT, 2001."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077687"},{"key":"e_1_3_2_1_16_1","unstructured":"Micron Technology Inc. \"Calculating Memory System Power for DDR2 \" TN-47-04 www.micron.com\/support\/dram\/power_calc.html.  Micron Technology Inc. \"Calculating Memory System Power for DDR2 \" TN-47-04 www.micron.com\/support\/dram\/power_calc.html."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658648"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. HPCA","author":"Delaluz V.","year":"2001","unstructured":"V. Delaluz , DRAM Energy Management Using Software and Hardware Directed Power Mode Control ,\" Proc. HPCA , 2001 . V. Delaluz, et al., \"DRAM Energy Management Using Software and Hardware Directed Power Mode Control,\" Proc. HPCA, 2001."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.658627"},{"key":"e_1_3_2_1_22_1","volume-title":"Proc. Int. Symposium on Defect and Fault Tolerant VLSI Systems","author":"Katayama Y.","year":"1999","unstructured":"Y. Katayama , Refresh Power Reduction of DRAMs for Quasi-nonvolati le Data Retention ,\" Proc. Int. Symposium on Defect and Fault Tolerant VLSI Systems , 1999 . Y. Katayama, et al., \"Fault-tolerant Refresh Power Reduction of DRAMs for Quasi-nonvolatile Data Retention,\" Proc. Int. Symposium on Defect and Fault Tolerant VLSI Systems, 1999."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"e_1_3_2_1_26_1","volume-title":"Proc. ISCAS","author":"Yang B. D.","year":"2007","unstructured":"B. D. Yang , A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme,\" Proc. ISCAS , 2007 . B. D. Yang, et al., \"A Low Power Phase-Change Random Access Memory Using a Data-Comparison Write Scheme,\" Proc. ISCAS, 2007."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Diego California","acronym":"DAC '11"},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024738","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:14Z","timestamp":1750240454000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024738"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":28,"alternative-id":["10.1145\/2024724.2024738","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024738","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}