{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:44Z","timestamp":1774738364266,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":13,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["1586.001"],"award-info":[{"award-number":["1586.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024821","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"411-416","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["TAB-BackSpace"],"prefix":"10.1145","author":[{"given":"Flavio M.","family":"de Paula","sequence":"first","affiliation":[{"name":"Univ. of British Columbia, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[{"name":"IBM Haifa Research Lab, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziv","family":"Nevo","sequence":"additional","affiliation":[{"name":"IBM Haifa Research Lab, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avigail","family":"Orni","sequence":"additional","affiliation":[{"name":"IBM Haifa Research Lab, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan J.","family":"Hu","sequence":"additional","affiliation":[{"name":"Univ. of British Columbia, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"e_1_3_2_1_2_1","volume-title":"Ref: IHI0014O.","author":"Embedded Trace Macrocell Architecture RM.","year":"2007","unstructured":"A RM. \" Embedded Trace Macrocell Architecture Specification\" , volume 20 . July 2007 . Ref: IHI0014O. ARM. \"Embedded Trace Macrocell Architecture Specification\", volume 20. July 2007. Ref: IHI0014O."},{"key":"e_1_3_2_1_3_1","first-page":"91","author":"Chang K.-H.","year":"2007","unstructured":"K.-H. Chang , I. L. Markov , and V. Bertacco . \"Automating Post-Silicon Debugging and Repair,\" ICCAD , 2007 , pp. 91 -- 98 . K.-H. Chang, I. L. Markov, and V. Bertacco. \"Automating Post-Silicon Debugging and Repair,\" ICCAD, 2007, pp. 91--98.","journal-title":"\"Automating Post-Silicon Debugging and Repair,\" ICCAD"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/143165.143235"},{"key":"e_1_3_2_1_5_1","first-page":"35","author":"de Paula F. M.","year":"2008","unstructured":"F. M. de Paula , M. Gort , A. J. Hu , S. J. E. Wilton , and J. Yang . \"BackSpace: Formal Analysis for Post-Silicon Debug,\" FMCAD , 2008 , pp. 35 -- 44 . F. M. de Paula, M. Gort, A. J. Hu, S. J. E. Wilton, and J. Yang. \"BackSpace: Formal Analysis for Post-Silicon Debug,\" FMCAD, 2008, pp. 35--44.","journal-title":"\"BackSpace: Formal Analysis for Post-Silicon Debug,\" FMCAD"},{"key":"e_1_3_2_1_6_1","volume-title":"Dept","author":"Gort M.","year":"2009","unstructured":"M. Gort . \"Practical Considerations for Post-Silicon Debug using BackSpace\", MASc Thesis, Elec. and Comp. Eng . Dept ., Univ. of British Columbia , 2009 . M. Gort. \"Practical Considerations for Post-Silicon Debug using BackSpace\", MASc Thesis, Elec. and Comp. Eng. Dept., Univ. of British Columbia, 2009."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009158"},{"key":"e_1_3_2_1_8_1","unstructured":"M. Levinger. \"Building a bridge: from pre-silicon verification to post-silicon validation\" On-Line: http:\/\/es.fbk.eu\/events\/fmcad08\/presentations\/tutorialmoshe_levinger.pdf.  M. Levinger. \"Building a bridge: from pre-silicon verification to post-silicon validation\" On-Line: http:\/\/es.fbk.eu\/events\/fmcad08\/presentations\/tutorialmoshe_levinger.pdf."},{"issue":"18","key":"e_1_3_2_1_9_1","first-page":"1527","volume":"36","author":"Park S.","year":"2000","unstructured":"S. Park , S. Yang , and S. Cho . \"Optimal State Assignment Technique for Partial Scan Designs,\" Electronics Letters , 36 ( 18 ): 1527 -- 1529 , Aug 2000 . S. Park, S. Yang, and S. Cho. \"Optimal State Assignment Technique for Partial Scan Designs,\" Electronics Letters, 36(18):1527--1529, Aug 2000.","journal-title":"\"Optimal State Assignment Technique for Partial Scan Designs,\" Electronics Letters"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391569"},{"key":"e_1_3_2_1_11_1","first-page":"45","author":"Quinton B.","year":"2005","unstructured":"B. Quinton and S. Wilton , \"Concentrator Access Networks for Programmable Logic Cores on SoCs,\" IEEE ISCAS , 2005 , pp. 45 -- 48 . B. Quinton and S. Wilton, \"Concentrator Access Networks for Programmable Logic Cores on SoCs,\" IEEE ISCAS, 2005, pp. 45--48.","journal-title":"\"Concentrator Access Networks for Programmable Logic Cores on SoCs,\" IEEE ISCAS"},{"key":"e_1_3_2_1_12_1","first-page":"1","author":"Riley M.","year":"2006","unstructured":"M. Riley , N. Chelstrom , M. Genden , and S. Sawamura , \"Debug of the CELL Processor: Moving the Lab into Silicon,\" ITC , 2006 , pp. 1 -- 9 . M. Riley, N. Chelstrom, M. Genden, and S. Sawamura, \"Debug of the CELL Processor: Moving the Lab into Silicon,\" ITC, 2006, pp. 1--9.","journal-title":"\"Debug of the CELL Processor: Moving the Lab into Silicon,\" ITC"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223600"}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","location":"San Diego California","acronym":"DAC '11","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"]},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024821","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:06:07Z","timestamp":1750244767000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024821"}},"subtitle":["unlimited-length trace buffers with zero additional on-chip overhead"],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":13,"alternative-id":["10.1145\/2024724.2024821","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024821","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}