{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:50Z","timestamp":1750307330631,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":11,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024848","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"534-539","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect"],"prefix":"10.1145","author":[{"given":"Jim","family":"Aarestad","sequence":"first","affiliation":[{"name":"Univ. of New Mexico Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charles","family":"Lamech","sequence":"additional","affiliation":[{"name":"Univ. of New Mexico Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jim","family":"Plusquellic","sequence":"additional","affiliation":[{"name":"Univ. of New Mexico Albuquerque, NM"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dhruva","family":"Acharyya","sequence":"additional","affiliation":[{"name":"Verigy Inc. Cupertino, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanak","family":"Agarwal","sequence":"additional","affiliation":[{"name":"IBM, ARL Austin, TX"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","volume-title":"Proc. of Integrated Circuit Design and Technology","author":"Jenkins K. A.","year":"2007","unstructured":"K. A. Jenkins , S. Kim , S. P. Kowalczyk , D. Friedman , \" Impact of SOI History Effect on Random Data Signals ,\" in Proc. of Integrated Circuit Design and Technology , 2007 , pp. 1 -- 4 . K. A. Jenkins, S. Kim, S. P. Kowalczyk, D. Friedman, \"Impact of SOI History Effect on Random Data Signals,\" in Proc. of Integrated Circuit Design and Technology, 2007, pp. 1--4."},{"key":"e_1_3_2_1_2_1","first-page":"217","volume-title":"Proc. VLSI Circuits","author":"Narendra S.","year":"2001","unstructured":"S. Narendra , J. Tschanz , A. Keshavarzi , S. Borkar , V. De , \" Comparative Performance , Leakage Power and Switching Power of Circuits in 150 nm PD-SOI and Bulk Technologies including Impact of SOI History Effect ,\" in Proc. VLSI Circuits , 2001 , pp. 217 -- 218 . S. Narendra, J. Tschanz, A. Keshavarzi, S. Borkar, V. De, \"Comparative Performance, Leakage Power and Switching Power of Circuits in 150 nm PD-SOI and Bulk Technologies including Impact of SOI History Effect,\" in Proc. VLSI Circuits, 2001, pp. 217--218."},{"key":"e_1_3_2_1_3_1","first-page":"35","volume-title":"Proc. of SOI Conference","author":"Faynot O.","year":"2002","unstructured":"O. Faynot , T. Poiroux , J. Cluzel , M. Belleville , J. de Pontcharra , \" A New Structure for In-Depth History Effect Characterization on Partially Depleted SOI Transistors ,\" in Proc. of SOI Conference , 2002 , pp. 35 -- 36 . O. Faynot, T. Poiroux, J. Cluzel, M. Belleville, J. de Pontcharra, \"A New Structure for In-Depth History Effect Characterization on Partially Depleted SOI Transistors,\" in Proc. of SOI Conference, 2002, pp. 35--36."},{"key":"e_1_3_2_1_4_1","first-page":"95","volume-title":"Proc. of SOI Conference","author":"Q. Liang","year":"2006","unstructured":"Q. Liang et al, \" Optimizing History Effects in 65nm PD-SOI CMOS,\" in Proc. of SOI Conference , 2006 , pp. 95 -- 96 . Q. Liang et al, \"Optimizing History Effects in 65nm PD-SOI CMOS,\" in Proc. of SOI Conference, 2006, pp. 95--96."},{"key":"e_1_3_2_1_5_1","first-page":"231","volume-title":"Proc. of Electron Devices Meeting","author":"S. K.","year":"2000","unstructured":"S. K. H. Fung et al, \"Controlling floating-body effects for 0.13 um and 0.10 um SOI CMOS \", In Proc. of Electron Devices Meeting , 2000 , pp. 231 S. K. H. Fung et al, \"Controlling floating-body effects for 0.13 um and 0.10 um SOI CMOS\", In Proc. of Electron Devices Meeting, 2000, pp. 231"},{"key":"e_1_3_2_1_6_1","first-page":"133","volume-title":"Proc. of Custom Integrated Circuits Conference","author":"Das B. P.","year":"2008","unstructured":"B. P. Das , B. Amrutur , H. S. Jamadagni , N. V. Arvind , V. Vis-vanathan, \" Within-Die Gate Delay Variability Measurement using Re-configurab le Ring Oscillator ,\" in Proc. of Custom Integrated Circuits Conference , 2008 , pp. 133 -- 136 . B. P. Das, B. Amrutur, H. S. Jamadagni, N. V. Arvind, V. Vis-vanathan, \"Within-Die Gate Delay Variability Measurement using Re-configurable Ring Oscillator,\" in Proc. of Custom Integrated Circuits Conference, 2008, pp. 133--136."},{"key":"e_1_3_2_1_7_1","first-page":"658","volume-title":"Proc. of International Conference on ASIC","author":"Onodera H.","year":"2009","unstructured":"H. Onodera , H. Terada , \" Characterization of WID Delay Variability using RO-array Test Structures ,\" in Proc. of International Conference on ASIC , 2009 , pp. 658 -- 661 . H. Onodera, H. Terada, \"Characterization of WID Delay Variability using RO-array Test Structures,\" in Proc. of International Conference on ASIC, 2009, pp. 658--661."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2039270"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015789"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.13"},{"key":"e_1_3_2_1_11_1","first-page":"55","volume-title":"Proc. of Current and Defect Based Testing Workshop","author":"Thibeault C.","year":"2004","unstructured":"C. Thibeault , \" On the Potential of Flush Delay for Characterization and Test Optimization ,\" in Proc. of Current and Defect Based Testing Workshop , 2004 , pp. 55 -- 60 . C. Thibeault, \"On the Potential of Flush Delay for Characterization and Test Optimization,\" in Proc. of Current and Defect Based Testing Workshop, 2004, pp. 55--60."}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Diego California","acronym":"DAC '11"},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024848","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024848","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:06:07Z","timestamp":1750244767000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024848"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":11,"alternative-id":["10.1145\/2024724.2024848","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024848","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}