{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T00:06:05Z","timestamp":1772150765610,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council Taiwan","doi-asserted-by":"publisher","award":["NSC 98-2622-E-002-005-A2NSC 98-2221-E-002-119-MY3NSC 97-2221-E-002-237-MY3NSC 99-2221-E-002-207-MY3NSC 99-2221-E-002-210-MY3"],"award-info":[{"award-number":["NSC 98-2622-E-002-005-A2NSC 98-2221-E-002-119-MY3NSC 97-2221-E-002-237-MY3NSC 99-2221-E-002-207-MY3NSC 99-2221-E-002-210-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024875","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"664-669","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":90,"title":["TSV-aware analytical placement for 3D IC designs"],"prefix":"10.1145","author":[{"given":"Meng-Kai","family":"Hsu","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Valeriy","family":"Balabanov","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Cadence. SoC Encounter. http:\/\/www.cadence.com. Cadence. SoC Encounter . http:\/\/www.cadence.com."},{"key":"e_1_3_2_1_2_1","unstructured":"IBM-PLACE Benchmarks. http:\/\/er.cs.ucla.edu\/benchmarks\/ibm-place. IBM-PLACE Benchmarks . http:\/\/er.cs.ucla.edu\/benchmarks\/ibm-place."},{"key":"e_1_3_2_1_3_1","unstructured":"IWLS 2005 Benchmarks. http:\/\/iwls.org\/iwls2005\/benchmarks.html. IWLS 2005 Benchmarks . http:\/\/iwls.org\/iwls2005\/benchmarks.html."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1509633.1509725"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735044"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358084"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009873"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278637"},{"key":"e_1_3_2_1_12_1","unstructured":"D. Hill. US patent 6 370 673: Method and system for high speed detailed placement of cells within an intergrated circuit design. 2002.  D. Hill. US patent 6 370 673: Method and system for high speed detailed placement of cells within an intergrated circuit design. 2002."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846366"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123057"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"e_1_3_2_1_16_1","unstructured":"W. C. Naylor R. Donelly and L. Sha. US patent 6 301 693: Non-linear optimization system and method for wire length and dealy optimization for an automatic electric circuit placer. 2001.  W. C. Naylor R. Donelly and L. Sha. US patent 6 301 693: Non-linear optimization system and method for wire length and dealy optimization for an automatic electric circuit placer. 2001."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"e_1_3_2_1_18_1","volume-title":"Morgan Kaufmann","author":"Wang L.-T.","year":"2009"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640034"}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","location":"San Diego California","acronym":"DAC '11","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"]},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024875","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:06:07Z","timestamp":1750244767000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024875"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":19,"alternative-id":["10.1145\/2024724.2024875","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024875","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}