{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T18:24:38Z","timestamp":1761675878106,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0546382CCF-0917000"],"award-info":[{"award-number":["CCF-0546382CCF-0917000"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024900","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"783-788","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC"],"prefix":"10.1145","author":[{"given":"Chang","family":"Liu","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taigon","family":"Song","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonghyun","family":"Cho","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joohee","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joungho","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Advanced Institute of Science and Technology, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687524"},{"key":"e_1_3_2_1_2_1","volume-title":"Joungho Kim. Through Silicon Via (TSV) Equalizer. In Proc. IEEE Electrical Performance of Electronic Packaging","author":"Kim Joohee","year":"2009","unstructured":"Joohee Kim , Eakhwan Song , Jeonghyeon Cho , Jun So Pak , Junho Lee , Hyungdong Lee , Kunwoo Park , and Joungho Kim. Through Silicon Via (TSV) Equalizer. In Proc. IEEE Electrical Performance of Electronic Packaging , 2009 . Joohee Kim, Eakhwan Song, Jeonghyeon Cho, Jun So Pak, Junho Lee, Hyungdong Lee, Kunwoo Park, and Joungho Kim. Through Silicon Via (TSV) Equalizer. In Proc. IEEE Electrical Performance of Electronic Packaging, 2009."},{"key":"e_1_3_2_1_3_1","volume-title":"Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors","author":"Lee Young-Joon","year":"2010","unstructured":"Young-Joon Lee and Sung Kyu Lim . Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors . In IEEE International 3D System Integration Conf ., 2010 . Young-Joon Lee and Sung Kyu Lim. Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors. In IEEE International 3D System Integration Conf., 2010."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/2133429.2133511"},{"key":"e_1_3_2_1_5_1","author":"Qian Jessica","year":"1994","unstructured":"Jessica Qian . Modeling the Effective Capacitance for the RC Interconnect of CMOS Gates . In IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems , 1994 . Jessica Qian. Modeling the Effective Capacitance for the RC Interconnect of CMOS Gates. In IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 1994.","journal-title":"Trans. on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_3_2_1_6_1","author":"Savidis Ioannis","year":"2009","unstructured":"Ioannis Savidis and Eby G Friedman . Closed-Form Expressions of 3-D Via Resistance , Inductance, and Capacitance. In IEEE Trans. on Electron Devices , 2009 . Ioannis Savidis and Eby G Friedman. Closed-Form Expressions of 3-D Via Resistance, Inductance, and Capacitance. In IEEE Trans. on Electron Devices, 2009.","journal-title":"Trans. on Electron Devices"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. IEEE Int. Conf. on Computer-Aided Design","author":"Kenneth","year":"1996","unstructured":"Kenneth L. Shepard and Vinod Narayanan. Noise in Deep Submicron Digital Design . In Proc. IEEE Int. Conf. on Computer-Aided Design , 1996 . Kenneth L. Shepard and Vinod Narayanan. Noise in Deep Submicron Digital Design. In Proc. IEEE Int. Conf. on Computer-Aided Design, 1996."},{"key":"e_1_3_2_1_8_1","volume-title":"Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits","author":"Weerasekera Roshan","year":"2009","unstructured":"Roshan Weerasekera , Matt Grange , Dinesh Pamunuwa , Hannu Tenhunen , and Li-Rong Zheng . Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits . In IEEE International 3D System Integration Conf ., 2009 . Roshan Weerasekera, Matt Grange, Dinesh Pamunuwa, Hannu Tenhunen, and Li-Rong Zheng. Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits. In IEEE International 3D System Integration Conf., 2009."}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Diego California","acronym":"DAC '11"},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024900","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:59Z","timestamp":1750244759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024900"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":8,"alternative-id":["10.1145\/2024724.2024900","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024900","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}