{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:07Z","timestamp":1761647887314,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024908","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"818-823","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["MO-pack"],"prefix":"10.1145","author":[{"given":"Senthilkumar Thoravi","family":"Rajavel","sequence":"first","affiliation":[{"name":"University of Arizona Tucson, AZ"}]},{"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[{"name":"University of Arizona Tucson, AZ"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/647924.738755"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126604001222"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.1142989"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061770"},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of Field Programmable Logic and Applications","author":"Chen D.","year":"2007","unstructured":"Chen , D. , Vorwerk , K. , and Kennings , A . 2007. Improving Timing-Driven FPGA Packing with Physical Information . In Proceedings of Field Programmable Logic and Applications ( Amsterdam, Netherlands, August 27--29 2007 ). FPL 2007. IEEE Press, Piscataway, NJ, USA. 117--123. DOI=http:\/\/dx.doi.org\/10.1109\/FPL.2007.4380635 10.1109\/FPL.2007.4380635 Chen, D., Vorwerk, K., and Kennings, A. 2007. Improving Timing-Driven FPGA Packing with Physical Information. In Proceedings of Field Programmable Logic and Applications (Amsterdam, Netherlands, August 27--29 2007). FPL 2007. IEEE Press, Piscataway, NJ, USA. 117--123. DOI=http:\/\/dx.doi.org\/10.1109\/FPL.2007.4380635"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117207"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378532"},{"key":"e_1_3_2_1_9_1","volume-title":"Proc. International Conf. on Field Programmable Logic and Applications. (Prague, Czech Republic","author":"Das J.","year":"2009","unstructured":"Das , J. , Wilton , S. J. E. , Leong , P. , and Luk , W . 2009. Modeling post-techmapping and post-clustering FPGA circuit depth . In Proc. International Conf. on Field Programmable Logic and Applications. (Prague, Czech Republic , Aug. 31 2009--Sept. 2 2009 ) FPL 2009. IEEE Press, Piscataway, NJ, 205--211. DOI=http:\/\/dx.doi.org\/10.1109\/FPL. 2009.5272315 10.1109\/FPL.2009.5272315 Das, J., Wilton, S. J. E., Leong, P., and Luk, W. 2009. Modeling post-techmapping and post-clustering FPGA circuit depth. In Proc. International Conf. on Field Programmable Logic and Applications. (Prague, Czech Republic, Aug. 31 2009--Sept. 2 2009) FPL 2009. IEEE Press, Piscataway, NJ, 205--211. DOI=http:\/\/dx.doi.org\/10.1109\/FPL.2009.5272315"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/996070.1009965"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/158602"},{"key":"e_1_3_2_1_12_1","volume-title":"the Proceedings of IEEE 8th International Conference on ASIC","author":"Liu Y.","year":"2009","unstructured":"Liu , Y. , Jiang , X. , Sun , S. and Wang , G . 2009. An efficient FPGA packing algorithm based on simple dual-output basic logic elements . In the Proceedings of IEEE 8th International Conference on ASIC ( Changsha, China, October 20--23 , 2009 ) ASICON '09. IEEE Press, Piscataway, NJ, USA. 690--693 DOI= http:\/\/dx.doi.org\/10.1109\/ASICON.2009.5351300 10.1109\/ASICON.2009.5351300 Liu, Y., Jiang, X., Sun, S. and Wang, G. 2009. An efficient FPGA packing algorithm based on simple dual-output basic logic elements. In the Proceedings of IEEE 8th International Conference on ASIC (Changsha, China, October 20--23, 2009) ASICON '09. IEEE Press, Piscataway, NJ, USA. 690--693 DOI= http:\/\/dx.doi.org\/10.1109\/ASICON.2009.5351300"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2005.23"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439253"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233643"}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Diego California","acronym":"DAC '11"},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024908","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:59Z","timestamp":1750244759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024908"}},"subtitle":["many-objective clustering for FPGA CAD"],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":18,"alternative-id":["10.1145\/2024724.2024908","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024908","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}