{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T22:52:42Z","timestamp":1774738362992,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024916","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"860-865","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":31,"title":["Threadmill"],"prefix":"10.1145","author":[{"given":"Allon","family":"Adir","sequence":"first","affiliation":[{"name":"IBM Research - Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maxim","family":"Golubev","sequence":"additional","affiliation":[{"name":"IBM Research - Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimon","family":"Landa","sequence":"additional","affiliation":[{"name":"IBM Research - Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[{"name":"IBM Research - Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gil","family":"Shurek","sequence":"additional","affiliation":[{"name":"IBM Research - Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vitali","family":"Sokhin","sequence":"additional","affiliation":[{"name":"IBM Research - Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Avi","family":"Ziv","sequence":"additional","affiliation":[{"name":"IBM Research - Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International technology roadmap for semiconductors 2009 edition - design. http:\/www.itrs.net\/Links\/2009ITRS\/2009Chapters_2009Tables\/2009_Design.pdf.  International technology roadmap for semiconductors 2009 edition - design. http:\/www.itrs.net\/Links\/2009ITRS\/2009Chapters_2009Tables\/2009_Design.pdf."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763252"},{"key":"e_1_3_2_1_4_1","first-page":"60","volume-title":"Proceedings of the 6rd Haifa Verification Conference","author":"Adir A.","year":"2010","unstructured":"A. Adir , A. Nahir , A. Ziv , C. Meissner , and J. Schumann . Reaching coverage closure in post-silicon validation . In Proceedings of the 6rd Haifa Verification Conference , pages 60 -- 75 , 2010 . A. Adir, A. Nahir, A. Ziv, C. Meissner, and J. Schumann. Reaching coverage closure in post-silicon validation. In Proceedings of the 6rd Haifa Verification Conference, pages 60--75, 2010."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/1114284.1114514"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996578"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1147\/sj.413.0386"},{"key":"e_1_3_2_1_8_1","first-page":"91","volume-title":"Proceedings of the 2007 international conference on Computer-aided design","author":"Chang K.-h.","year":"2007","unstructured":"K.-h. Chang , I. L. Markov , and V. Bertacco . Automating post-silicon debugging and repair . In Proceedings of the 2007 international conference on Computer-aided design , pages 91 -- 98 , November 2007 . K.-h. Chang, I. L. Markov, and V. Bertacco. Automating post-silicon debugging and repair. In Proceedings of the 2007 international conference on Computer-aided design, pages 91--98, November 2007."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658657"},{"key":"e_1_3_2_1_10_1","volume-title":"Prentice Hall","author":"Collier W. W.","year":"1992","unstructured":"W. W. Collier . Reasoning About Parallel Architectures . Prentice Hall , 1992 . W. W. Collier. Reasoning About Parallel Architectures. Prentice Hall, 1992."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/1517424.1517429"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837300"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.895008"},{"key":"e_1_3_2_1_15_1","volume-title":"Random test generators for microprocessor design validation","author":"Storm J.","year":"2006","unstructured":"J. Storm . Random test generators for microprocessor design validation , 2006 . http:\/\/www.inf.ufrgs.br\/emicro. J. Storm. Random test generators for microprocessor design validation, 2006. http:\/\/www.inf.ufrgs.br\/emicro."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148887"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751878"}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","location":"San Diego California","acronym":"DAC '11","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"]},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024916","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:59Z","timestamp":1750244759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024916"}},"subtitle":["a post-silicon exerciser for multi-threaded processors"],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":17,"alternative-id":["10.1145\/2024724.2024916","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024916","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}