{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:44Z","timestamp":1750307324966,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024943","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"990-995","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design"],"prefix":"10.1145","author":[{"given":"Mingoo","family":"Seok","sequence":"first","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsuk","family":"Jeon","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1972.1050260"},{"key":"e_1_3_2_1_2_1","first-page":"2592","volume-title":"International Solid-State Circuits Conference","author":"Calhoun B.","year":"2006","unstructured":"B. Calhoun , A 256kb Sub-threshold SRAM in 65nm CMOS,\" International Solid-State Circuits Conference , pp. 2592 -- 2601 , 2006 B. Calhoun, et al., \"A 256kb Sub-threshold SRAM in 65nm CMOS,\" International Solid-State Circuits Conference, pp. 2592--2601, 2006"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996798"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013265"},{"key":"e_1_3_2_1_6_1","article-title":"CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing","author":"Seok M.","year":"2011","unstructured":"M. Seok , , \" CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing ,\" Journal of Emerging Technology in Circuits and Systems , 2011 M. Seok, et al., \"CAS-FEST 2010: Mitigating Variability in Near-Threshold Computing,\" Journal of Emerging Technology in Circuits and Systems, 2011","journal-title":"Journal of Emerging Technology in Circuits and Systems"},{"key":"e_1_3_2_1_7_1","volume-title":"Performance and variability optimization strategies in a sub-200mV, 3.5pJ\/inst, 11nW subthreshold processor,\" Symposium on VLSI Circuits","author":"Hanson S.","year":"2007","unstructured":"S. Hanson , \" Performance and variability optimization strategies in a sub-200mV, 3.5pJ\/inst, 11nW subthreshold processor,\" Symposium on VLSI Circuits , 2007 . S. Hanson et al., \"Performance and variability optimization strategies in a sub-200mV, 3.5pJ\/inst, 11nW subthreshold processor,\" Symposium on VLSI Circuits, 2007."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"e_1_3_2_1_9_1","volume-title":"May","author":"Hartstein A.","year":"2002","unstructured":"A. Hartstein , \" The optimum pipeline depth for a microprocessor,\" International Symposium on Computer Architecture , May 2002 . A. Hartstein et al., \"The optimum pipeline depth for a microprocessor,\" International Symposium on Computer Architecture, May 2002."},{"key":"e_1_3_2_1_10_1","first-page":"14","volume-title":"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays,\" International Symposium on Computer Architecture","author":"Hrishikesh M.","year":"2002","unstructured":"M. Hrishikesh , , \" The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays,\" International Symposium on Computer Architecture , pages 14 -- 24 , May 2002 . M. Hrishikesh, et al., \"The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays,\" International Symposium on Computer Architecture, pages 14--24, May 2002."},{"key":"e_1_3_2_1_11_1","volume-title":"International Symposium on Microarchitecture","author":"Srinivasan V.","year":"2002","unstructured":"V. Srinivasan , International Symposium on Microarchitecture , 2002 V. Srinivasan, et al., \"Optimal Pipelines for Power and Performance,\" International Symposium on Microarchitecture, 2002"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"e_1_3_2_1_13_1","volume-title":"International Solid-State Circuits Conference","author":"Wang A.","year":"2004","unstructured":"A. Wang , A 180mV FFT Processor using Subthreshold Circuit Techniques ,\" International Solid-State Circuits Conference , 2004 A. Wang, et al., \"A 180mV FFT Processor using Subthreshold Circuit Techniques,\" International Solid-State Circuits Conference, 2004"},{"key":"e_1_3_2_1_14_1","volume-title":"The Phoenix Processor: A 30pW Platform for Sensor Applications,\" Symposium on VLSI Circuits","author":"Seok M.","year":"2008","unstructured":"M. Seok , \" The Phoenix Processor: A 30pW Platform for Sensor Applications,\" Symposium on VLSI Circuits , 2008 . M. Seok et al, \"The Phoenix Processor: A 30pW Platform for Sensor Applications,\" Symposium on VLSI Circuits, 2008."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"D. Harris \"Skew-Tolerant Circuit Design \" Morgan Kaufmann 2000   D. Harris \"Skew-Tolerant Circuit Design \" Morgan Kaufmann 2000","DOI":"10.1016\/B978-155860636-4\/50002-2"},{"key":"e_1_3_2_1_16_1","volume-title":"Custom Integrated Circuits Conference","author":"Wieckowski M.","year":"2008","unstructured":"M. Wieckowski , Custom Integrated Circuits Conference , Sep. , 2008 M. Wieckowski, et al., \"Timing Yield Enhancement Through Soft Edge Flip-Flop Based Design,\" Custom Integrated Circuits Conference, Sep., 2008"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818146"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077610"}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Diego California","acronym":"DAC '11"},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024943","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:59Z","timestamp":1750244759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024943"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":18,"alternative-id":["10.1145\/2024724.2024943","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024943","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}