{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:28:44Z","timestamp":1750307324690,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":9,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["903485"],"award-info":[{"award-number":["903485"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2009-TJ-1987"],"award-info":[{"award-number":["2009-TJ-1987"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024945","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"1002-1007","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["Decoupling for power gating"],"prefix":"10.1145","author":[{"given":"Tong","family":"Xu","sequence":"first","affiliation":[{"name":"Texas A&amp;M University, College Station, Texas"}]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, College Station, Texas"}]},{"given":"Boyuan","family":"Yan","sequence":"additional","affiliation":[{"name":"Texas A&amp;M University, College Station, Texas"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"http:\/\/public.itrs.net\/","author":"The","year":"2009","unstructured":"The international technlogy roadmap for semiconductors (itrs) 2009 edition. http:\/\/public.itrs.net\/ , 2009 . The international technlogy roadmap for semiconductors (itrs) 2009 edition. http:\/\/public.itrs.net\/, 2009."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.809658"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.974140"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.34"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"e_1_3_2_1_6_1","first-page":"146","volume-title":"Proc. IEEE Symp. VLSI Circuits","author":"Kawasaki K.-i.","year":"2008","unstructured":"K.-i. Kawasaki , T. Shiota , K. Nakayama , and A. Inoue . A sub-&mu;s wake-up time power gating technique with bypass power line for rush current support . In Proc. IEEE Symp. VLSI Circuits , pages 146 -- 147 , 2008 . K.-i. Kawasaki, T. Shiota, K. Nakayama, and A. Inoue. A sub-&mu;s wake-up time power gating technique with bypass power line for rush current support. In Proc. IEEE Symp. VLSI Circuits, pages 146--147, 2008."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568783"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1266366.1266498"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000454"}],"event":{"name":"DAC '11: The 48th Annual Design Automation Conference 2011","sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"],"location":"San Diego California","acronym":"DAC '11"},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024945","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024945","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:59Z","timestamp":1750244759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024945"}},"subtitle":["sources of power noise and design strategies"],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":9,"alternative-id":["10.1145\/2024724.2024945","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024945","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}