{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:25:15Z","timestamp":1750307115811,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2038698.2038731","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"215-224","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Vector class on limited local memory (LLM) multi-core processors"],"prefix":"10.1145","author":[{"given":"Ke","family":"Bai","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Di","family":"Lu","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"http:\/\/en.wikipedia.org\/wiki\/dijkstra%27s_algorithm. http:\/\/en.wikipedia.org\/wiki\/dijkstra%27s_algorithm."},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/users.cis.fiu.edu\/~weiss\/dsaa_c2e\/sort.c. http:\/\/users.cis.fiu.edu\/~weiss\/dsaa_c2e\/sort.c."},{"key":"e_1_3_2_1_3_1","unstructured":"http:\/\/www.sgi.com\/tech\/stl\/. http:\/\/www.sgi.com\/tech\/stl\/."},{"volume-title":"Universit\u00e9 de Gen\u00edeve","year":"2006","author":"Baertschiger D.","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879015"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043275"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815695.1815713"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356079"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_11_1","first-page":"553","volume-title":"G. V. Wilson and P. Lu","author":"J.","year":"1996"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859332"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel Corporation. Reference for Intel Threading Building Blocks 2006. Intel Corporation. Reference for Intel Threading Building Blocks 2006."},{"volume-title":"Indiana University","year":"1998","author":"Johnson E.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","first-page":"13","volume-title":"Dynamic Code Mapping for Limited Local Memory Systems. In ASAP '10: Proceedings of the 2010 International Conference on Application-specific Systems, Architectures and Processors","author":"Jung S. C.","year":"2010"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1755951.1755892"},{"key":"e_1_3_2_1_18_1","unstructured":"R. Pozo and B. Miller. Scimark 2.0. http:\/\/math.nist.gov\/scimark2\/. R. Pozo and B. Miller. Scimark 2.0. http:\/\/math.nist.gov\/scimark2\/."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"T. J. Sheffler. A portable mpi-based parallel vector template library. Technical report 1995. T. J. Sheffler. A portable mpi-based parallel vector template library. Technical report 1995.","DOI":"10.7551\/mitpress\/5241.003.0006"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"crossref","unstructured":"J. Singler P. Sanders and F. Putze. Mcstl: The multi-core standard template library. In Euro-Par 2007 Parallel Processing. J. Singler P. Sanders and F. Putze. Mcstl: The multi-core standard template library. In Euro-Par 2007 Parallel Processing.","DOI":"10.1007\/978-3-540-74466-5_72"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2038698.2038731","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2038698.2038731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:48:15Z","timestamp":1750240095000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2038698.2038731"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":20,"alternative-id":["10.1145\/2038698.2038731","10.1145\/2038698"],"URL":"https:\/\/doi.org\/10.1145\/2038698.2038731","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}