{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:46:30Z","timestamp":1767084390351,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039374","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"3-12","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Memory controllers for high-performance and real-time MPSoCs"],"prefix":"10.1145","author":[{"given":"Benny","family":"Akesson","sequence":"first","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, Netherlands"}]},{"given":"Po-Chun","family":"Huang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan Roc"}]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[{"name":"CEA LETI, Grenoble, France"}]},{"given":"Denis","family":"Dutoit","sequence":"additional","affiliation":[{"name":"CEA LETI, Grenoble, France"}]},{"given":"Kees","family":"Goossens","sequence":"additional","affiliation":[{"name":"Eindhoven University of Technology, Eindhoven, Netherlands"}]},{"given":"Yuan-Hao","family":"Chang","sequence":"additional","affiliation":[{"name":"Academia Sinica, Taipei, Taiwan Roc"}]},{"given":"Tei-Wei","family":"Kuo","sequence":"additional","affiliation":[{"name":"National Taiwan University, Academia Sinica, Taipei, Taiwan Roc"}]},{"given":"Pascal","family":"Vivet","sequence":"additional","affiliation":[{"name":"CEA LETI, Grenoble, France"}]},{"given":"Drew","family":"Wingard","sequence":"additional","affiliation":[{"name":"Sonics Inc., San Jose, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763145"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2010.35"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"e_1_3_2_1_4_1","volume-title":"Flash file system optimized for page-mode flash technologies","author":"Amir B.","year":"1999","unstructured":"B. Amir . \\mbox US Patent 5937425 : Flash file system optimized for page-mode flash technologies . 1999 . B. Amir. \\mboxUS Patent 5937425: Flash file system optimized for page-mode flash technologies. 1999."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377664"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874924"},{"key":"e_1_3_2_1_7_1","volume-title":"Revised Edition. Aegean Park Press","author":"Berlekamp E. R.","year":"1984","unstructured":"E. R. Berlekamp . Algebraic Coding Theory , Revised Edition. Aegean Park Press , 1984 . E. R. Berlekamp. Algebraic Coding Theory, Revised Edition. Aegean Park Press, 1984."},{"key":"e_1_3_2_1_8_1","first-page":"3","author":"Bose R. C.","year":"1960","unstructured":"R. C. Bose and D. K. R. Chaudhuri . On a class of error correcting binary group codes. Information and Control , 3 , 1960 . R. C. Bose and D. K. R. Chaudhuri. On a class of error correcting binary group codes. Information and Control, 3, 1960.","journal-title":"Information and Control"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.34"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2010.5510728"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. RTAS","author":"Chang L.-P.","year":"2002","unstructured":"L.-P. Chang and T.-W. Kuo . An adaptive striping architecture for flash memory storage systems of embedded systems . In Proc. RTAS , 2002 . L.-P. Chang and T.-W. Kuo. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proc. RTAS, 2002."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027801"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.134"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630130"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2008.4684340"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416443"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0164-1212(99)00059-X"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450141"},{"key":"e_1_3_2_1_19_1","unstructured":"ISSS 2008.  ISSS 2008."},{"key":"e_1_3_2_1_20_1","volume-title":"Proc. ICICDT","author":"Di L.","year":"2007","unstructured":"L. Di Cioccioa et al. Enabling 3D Interconnects with Metal Direct Bonding . In Proc. ICICDT , 2007 . L. Di Cioccioa et al. Enabling 3D Interconnects with Metal Direct Bonding. In Proc. ICICDT, 2007."},{"key":"e_1_3_2_1_21_1","volume-title":"CAD. In Proc. DATE","author":"Franzon P.","year":"2010","unstructured":"P. Franzon . Creating 3D-Specific Systems-Architecture, Design , CAD. In Proc. DATE , 2010 . P. Franzon. Creating 3D-Specific Systems-Architecture, Design, CAD. In Proc. DATE, 2010."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065729"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373894"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306561"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024732"},{"key":"e_1_3_2_1_27_1","volume-title":"Understanding the flash translation layer (\\mboxFTL) specification","author":"\\mboxIntel Corporation","year":"1998","unstructured":"\\mboxIntel Corporation . Understanding the flash translation layer (\\mboxFTL) specification . 1998 . \\mboxIntel Corporation. Understanding the flash translation layer (\\mboxFTL) specification. 1998."},{"key":"e_1_3_2_1_28_1","unstructured":"International Technology Roadmap for Semiconductors (ITRS) 2009.  International Technology Roadmap for Semiconductors (ITRS) 2009."},{"key":"e_1_3_2_1_29_1","volume-title":"JESD79--3E edition","author":"JEDEC Solid State Technology Association","year":"2010","unstructured":"JEDEC Solid State Technology Association . DDR3 SDRAM Specification , JESD79--3E edition , 2010 . JEDEC Solid State Technology Association. DDR3 SDRAM Specification, JESD79--3E edition, 2010."},{"volume-title":"Proc. ISSCC","year":"2011","key":"e_1_3_2_1_30_1","unstructured":"Jung-Sik Kim et al. A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking . In Proc. ISSCC , 2011 . Jung-Sik Kim et al. A 1.2V 12.8GB\/s 2Gb Mobile Wide-I\/O DRAM with 4x128 I\/Os Using TSV-Based Stacking. In Proc. ISSCC, 2011."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874923"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964144.1964146"},{"key":"e_1_3_2_1_33_1","volume-title":"Proc. ICCSA","author":"Kwon O.","year":"2007","unstructured":"% O. Kwon , Y. Ryu , and K. Koh . O. Kwon et al. An efficient garbage collection policy for flash memory based swap systems . In Proc. ICCSA , 2007 . %O. Kwon, Y. Ryu, and K. Koh.O. Kwon et al. An efficient garbage collection policy for flash memory based swap systems. In Proc. ICCSA, 2007."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/11807964_88"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.846412"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"e_1_3_2_1_37_1","volume-title":"Proc. FPT","author":"Macian C.","year":"2003","unstructured":"C. Macian : Secure and fair memory management for multiple systems on a chip . In Proc. FPT , 2003 . C. Macian et al. Beyond performance: Secure and fair memory management for multiple systems on a chip. In Proc. FPT, 2003."},{"volume-title":"FNNB74A NAND Flash Memory Datasheet","year":"2010","key":"e_1_3_2_1_38_1","unstructured":"Micron Technology. FNNB74A NAND Flash Memory Datasheet , 2010 . Micron Technology. FNNB74A NAND Flash Memory Datasheet, 2010."},{"volume-title":"MT29F16G08ABACA NAND Flash Memory Datasheet","year":"2010","key":"e_1_3_2_1_39_1","unstructured":"Micron Technology. MT29F16G08ABACA NAND Flash Memory Datasheet , 2010 . Micron Technology. MT29F16G08ABACA NAND Flash Memory Datasheet, 2010."},{"volume-title":"MT29F64G08CBAAA NAND Flash Memory Datasheet","year":"2010","key":"e_1_3_2_1_40_1","unstructured":"Micron Technology. MT29F64G08CBAAA NAND Flash Memory Datasheet , 2010 . Micron Technology. MT29F64G08CBAAA NAND Flash Memory Datasheet, 2010."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289941"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.12"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416444"},{"issue":"3","key":"e_1_3_2_1_46_1","volume":"11","author":"Polka L. A.","year":"2007","unstructured":"L. A. Polka L. A. Polka , H. Kalyanam , G. Hu , S. Krishnamoorthy . Package Technology to Address the Memory Bandwidth Challenge for Tera-scale Computing. Intel Technology Journal , vol. 11 , no. 3 , 2007 . Intel Technology Journal, vol. 11, no. 3, Aug. 22, pp. 197--205, 2007. L. A. Polka et al. L. A. Polka, H. Kalyanam, G. Hu, S. Krishnamoorthy. Package Technology to Address the Memory Bandwidth Challenge for Tera-scale Computing. Intel Technology Journal, vol. 11, no. 3, 2007. Intel Technology Journal, vol. 11, no. 3, Aug. 22, pp. 197--205, 2007.","journal-title":"Address the Memory Bandwidth Challenge for Tera-scale Computing. Intel Technology Journal"},{"key":"e_1_3_2_1_47_1","volume-title":"Proc. IMPACT","author":"Poupon G.","year":"2008","unstructured":"G. Poupon , M. Scannell , L. di Cioccio , D. Henry , P. Leduc , L. Clavelier and N. Sillon . G. Poupon et al. 3D Integration : a technological toolbox . In Proc. IMPACT , 2008 . G. Poupon, M. Scannell, L. di Cioccio, D. Henry, P. Leduc, L. Clavelier and N. Sillon. G. Poupon et al. 3D Integration : a technological toolbox. In Proc. IMPACT, 2008."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.36"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763146"},{"key":"e_1_3_2_1_52_1","volume-title":"Sonics","author":"Weber W.-D.","year":"2001","unstructured":"W.-D. Weber . Efficient Shared DRAM Subsystems for SOCs . Sonics , Inc , 2001 . W.-D. Weber. Efficient Shared DRAM Subsystems for SOCs. Sonics, Inc, 2001."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2048362"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039374","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:36Z","timestamp":1750240476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039374"}},"subtitle":["requirements, architectures, and future trends"],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":53,"alternative-id":["10.1145\/2039370.2039374","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039374","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}