{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:03Z","timestamp":1750307163715,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039380","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"39-48","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["SoC-TM"],"prefix":"10.1145","author":[{"given":"Cesare","family":"Ferri","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI, USA"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Benjamin","family":"Lipton","sequence":"additional","affiliation":[{"name":"Swarthmore College, Swarthmore, PA, USA"}]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI, USA"}]},{"given":"Tali","family":"Moreshet","sequence":"additional","affiliation":[{"name":"Swarthmore College, Swarthmore, PA, USA"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"University of Bologna, Bologna, Italy"}]},{"given":"Maurice","family":"Herlihy","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI, USA"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.5555\/1299042.1299064"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.13"},{"key":"e_1_3_2_1_4_1","unstructured":"EEMBC. Eembc the embedded microprocessor benchmark consortium. http:\/\/www.eembc.org.  EEMBC. Eembc the embedded microprocessor benchmark consortium. http:\/\/www.eembc.org."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.02.003"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/1128020.1128563"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855056"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1457255.1457257"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854153.1854177"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240577"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.199"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1543135.1542495"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.02.007"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69303-1_4"},{"key":"e_1_3_2_1_15_1","volume-title":"International Symposium on Workload Characterization","author":"Minh C. C.","year":"2008","unstructured":"C. C. Minh , J. Chung , C. Kozyrakis , and K. Olukotun . STAMP: Stanford transactional applications for multi-processing . In International Symposium on Workload Characterization , Sept. 2008 . C. C. Minh, J. Chung, C. Kozyrakis, and K. Olukotun. STAMP: Stanford transactional applications for multi-processing. In International Symposium on Workload Characterization, Sept. 2008."},{"key":"e_1_3_2_1_16_1","unstructured":"NVIDIA website. NVIDIA Tegra-2. http:\/\/www.nvidia.com\/object\/tegra-2.html.  NVIDIA website. NVIDIA Tegra-2. http:\/\/www.nvidia.com\/object\/tegra-2.html."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69303-1_6"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065964"},{"key":"e_1_3_2_1_19_1","unstructured":"Qualcomm Inc. Snapdragon MSM8660 and APQ8060 Product Brief. http:\/\/www.qualcomm.com\/documents\/snapdragon-msm8x60-apq8060-product-brief.  Qualcomm Inc. Snapdragon MSM8660 and APQ8060 Product Brief. http:\/\/www.qualcomm.com\/documents\/snapdragon-msm8x60-apq8060-product-brief."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.25"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/1331699.1331713"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2010.03.006"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1229428.1229443"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.5555\/1521747.1521793"},{"key":"e_1_3_2_1_26_1","first-page":"290","volume-title":"HPCA","author":"Zhong H.","year":"2008","unstructured":"H. Zhong , M. Mehrara , S. Lieberman , and S. Mahlke . Uncovering hidden loop level parallelism in sequential applications . In HPCA , pages 290 -- 301 , feb. 2008 . H. Zhong, M. Mehrara, S. Lieberman, and S. Mahlke. Uncovering hidden loop level parallelism in sequential applications. In HPCA, pages 290--301, feb. 2008."}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039380","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:36Z","timestamp":1750240476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039380"}},"subtitle":["integrated HW\/SW support for transactional memory programming on embedded MPSoCs"],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":26,"alternative-id":["10.1145\/2039370.2039380","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039380","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}