{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:38:17Z","timestamp":1761647897397,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039388","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"99-108","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":123,"title":["PRET DRAM controller"],"prefix":"10.1145","author":[{"given":"Jan","family":"Reineke","sequence":"first","affiliation":[{"name":"University of California at Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isaac","family":"Liu","sequence":"additional","affiliation":[{"name":"University of California at Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiren D.","family":"Patel","sequence":"additional","affiliation":[{"name":"University of Waterloo, Waterloo, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungjun","family":"Kim","sequence":"additional","affiliation":[{"name":"Columbia University, New York, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward A.","family":"Lee","sequence":"additional","affiliation":[{"name":"University of California at Berkeley, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"e_1_3_2_1_2_1","volume-title":"dissertation","author":"Akesson B.","year":"2010","unstructured":"B. Akesson , \"Predictable and composable system-on-chip memory controllers,\" Ph. D. dissertation , Eindhoven University of Technology , Feb. 2010 . B. Akesson, \"Predictable and composable system-on-chip memory controllers,\" Ph.D. dissertation, Eindhoven University of Technology, Feb. 2010."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"e_1_3_2_1_4_1","volume-title":"November","author":"Liu I.","year":"2010","unstructured":"I. Liu , J. Reineke , and E. A. Lee , \" A PRET architecture supporting concurrent programs with composable timing properties,\" in 44th Asilomar Conference on Signals, Systems, and Computers , November 2010 . I. Liu, J. Reineke, and E. A. Lee, \"A PRET architecture supporting concurrent programs with composable timing properties,\" in 44th Asilomar Conference on Signals, Systems, and Computers, November 2010."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278545"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024787"},{"key":"e_1_3_2_1_7_1","volume-title":"Disk","author":"Jacob B.","year":"2007","unstructured":"B. Jacob , S. W. Ng , and D. T. Wang , Memory Systems: Cache, DRAM , Disk . Morgan Kaufmann Publishers , September 2007 . B. Jacob, S. W. Ng, and D. T. Wang, Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann Publishers, September 2007."},{"key":"e_1_3_2_1_8_1","volume-title":"DDR2 SDRAM SPECIFICATION JESD79-2E","author":"JEDEC","year":"2008","unstructured":"JEDEC , DDR2 SDRAM SPECIFICATION JESD79-2E , 2008 . JEDEC, DDR2 SDRAM SPECIFICATION JESD79-2E, 2008."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.23"},{"key":"e_1_3_2_1_11_1","first-page":"29","volume-title":"IEEE International Workshop on Application of Reliable Computing and Communication","author":"Atanassov P.","year":"2001","unstructured":"P. Atanassov and P. Puschner , \" Impact of DRAM refresh on the execution time of real-time tasks,\" in Proc . IEEE International Workshop on Application of Reliable Computing and Communication , Dec. 2001 , pp. 29 -- 34 . P. Atanassov and P. Puschner, \"Impact of DRAM refresh on the execution time of real-time tasks,\" in Proc. IEEE International Workshop on Application of Reliable Computing and Communication, Dec. 2001, pp. 29--34."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"},{"key":"e_1_3_2_1_13_1","volume-title":"Oct.","author":"Bourgade R.","year":"2008","unstructured":"R. Bourgade , C. Ballabriga , H. Cass\u00e9 , C. Rochange , and P. Sainrat , \" Accurate analysis of memory latencies for WCET estimation,\" in RTNS , Oct. 2008 . R. Bourgade, C. Ballabriga, H. Cass\u00e9, C. Rochange, and P. Sainrat, \"Accurate analysis of memory latencies for WCET estimation,\" in RTNS, Oct. 2008."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.06.001"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039388","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:36Z","timestamp":1750240476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039388"}},"subtitle":["bank privatization for predictability and temporal isolation"],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":17,"alternative-id":["10.1145\/2039370.2039388","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039388","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}