{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:04Z","timestamp":1750307164591,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039393","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"129-138","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Symbolic design space exploration for multi-mode reconfigurable systems"],"prefix":"10.1145","author":[{"given":"Stefan","family":"Wildermann","sequence":"first","affiliation":[{"name":"University of Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felix","family":"Reimann","sequence":"additional","affiliation":[{"name":"University of Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Ziener","sequence":"additional","affiliation":[{"name":"University of Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[{"name":"University of Erlangen-Nuremberg, Erlangen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.837729"},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"Self-organizing computer vision for robust object tracking in smart cameras","author":"Wildermann S.","year":"2010","unstructured":"S. Wildermann , A. Oetken , J. Teich , and Z. Salcic , \" Self-organizing computer vision for robust object tracking in smart cameras ,\" in Proc. of ATC , 2010 , pp. 1 -- 16 . S. Wildermann, A. Oetken, J. Teich, and Z. Salcic, \"Self-organizing computer vision for robust object tracking in smart cameras,\" in Proc. of ATC, 2010, pp. 1--16.","journal-title":"Proc. of ATC"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1559845.1559965"},{"key":"e_1_3_2_1_4_1","first-page":"1","article-title":"Invited paper: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs","author":"Lysaght P.","year":"2006","unstructured":"P. Lysaght , B. Blodget , J. Mason , J. Young , and B. Bridgford , \" Invited paper: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs ,\" in Proc. of FPL , 2006 , pp. 1 -- 6 . P. Lysaght, B. Blodget, J. Mason, J. Young, and B. Bridgford, \"Invited paper: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs,\" in Proc. of FPL, 2006, pp. 1--6.","journal-title":"Proc. of FPL"},{"key":"e_1_3_2_1_5_1","volume-title":"INDRA - integrated design flow for reconfigurable architectures,\" in Proc. of DATE","author":"Hagemeyer J.","year":"2007","unstructured":"J. Hagemeyer , B. Kettelhoit , M. Koester , and M. Porrmann , \" INDRA - integrated design flow for reconfigurable architectures,\" in Proc. of DATE , 2007 . J. Hagemeyer, B. Kettelhoit, M. Koester, and M. Porrmann, \"INDRA - integrated design flow for reconfigurable architectures,\" in Proc. of DATE, 2007."},{"key":"e_1_3_2_1_6_1","first-page":"119","volume-title":"ReCoBus-Builder - a Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs,\" in Proc. of FPL","author":"Koch D.","year":"2008","unstructured":"D. Koch , C. Beckhoff , and J. Teich , \" ReCoBus-Builder - a Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs,\" in Proc. of FPL , Heidelberg, Germany , Sep. 2008 , pp. 119 -- 124 . D. Koch, C. Beckhoff, and J. Teich, \"ReCoBus-Builder - a Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs,\" in Proc. of FPL, Heidelberg, Germany, Sep. 2008, pp. 119--124."},{"key":"e_1_3_2_1_7_1","first-page":"338","article-title":"Van Der Wolf, \"An approach for quantitative analysis of application-specific dataflow architectures","author":"Kienhuis B.","year":"1997","unstructured":"B. Kienhuis , E. Deprettere , K. Vissers , and P . Van Der Wolf, \"An approach for quantitative analysis of application-specific dataflow architectures ,\" in Proc. of ASAP , 1997 , pp. 338 -- 349 . B. Kienhuis, E. Deprettere, K. Vissers, and P. Van Der Wolf, \"An approach for quantitative analysis of application-specific dataflow architectures,\" in Proc. of ASAP, 1997, pp. 338--349.","journal-title":"Proc. of ASAP"},{"key":"e_1_3_2_1_8_1","first-page":"1584","article-title":"Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint","author":"Huang L.","year":"2010","unstructured":"L. Huang and Q. Xu , \" Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint ,\" in Proc. of DATE , 2010 , pp. 1584 -- 1589 . L. Huang and Q. Xu, \"Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint,\" in Proc. of DATE, 2010, pp. 1584--1589.","journal-title":"Proc. of DATE"},{"key":"e_1_3_2_1_9_1","first-page":"691","article-title":"Efficient symbolic multi-objective design space exploration","author":"Lukasiewycz M.","year":"2008","unstructured":"M. Lukasiewycz , M. Gla\u00df , C. Haubelt , and J. Teich , \" Efficient symbolic multi-objective design space exploration ,\" in Proc. of ASP-DAC , 2008 , pp. 691 -- 696 . M. Lukasiewycz, M. Gla\u00df, C. Haubelt, and J. Teich, \"Efficient symbolic multi-objective design space exploration,\" in Proc. of ASP-DAC, 2008, pp. 691--696.","journal-title":"Proc. of ASP-DAC"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.47"},{"key":"e_1_3_2_1_11_1","first-page":"658","article-title":"Optimal FPGA module placement with temporal precedence constraints","author":"Fekete S.","year":"2001","unstructured":"S. Fekete , E. K\u00f6hler , and J. Teich , \" Optimal FPGA module placement with temporal precedence constraints ,\" in Proc. of DATE , 2001 , pp. 658 -- 667 . S. Fekete, E. K\u00f6hler, and J. Teich, \"Optimal FPGA module placement with temporal precedence constraints,\" in Proc. of DATE, 2001, pp. 658--667.","journal-title":"Proc. of DATE"},{"key":"e_1_3_2_1_12_1","first-page":"311","volume-title":"Off-line placement of tasks onto reconfigurable hardware considering geometrical task variants,\" in From Specification to Embedded Systems Application","author":"Danne K.","year":"2005","unstructured":"K. Danne and S. St\u00fchmeier , \" Off-line placement of tasks onto reconfigurable hardware considering geometrical task variants,\" in From Specification to Embedded Systems Application . Springer , 2005 , pp. 311 -- 311 . K. Danne and S. St\u00fchmeier, \"Off-line placement of tasks onto reconfigurable hardware considering geometrical task variants,\" in From Specification to Embedded Systems Application. Springer, 2005, pp. 311--311."},{"key":"e_1_3_2_1_13_1","first-page":"238","article-title":"Design of homogeneous communication infrastructures for partially reconfigurable FPGAs","author":"Hagemeyer J.","year":"2007","unstructured":"J. Hagemeyer , B. Kettelhoit , M. Koester , and M. Porrmann , \" Design of homogeneous communication infrastructures for partially reconfigurable FPGAs ,\" in Proc. of ERSA , 2007 , pp. 238 -- 247 . J. Hagemeyer, B. Kettelhoit, M. Koester, and M. Porrmann, \"Design of homogeneous communication infrastructures for partially reconfigurable FPGAs,\" in Proc. of ERSA, 2007, pp. 238--247.","journal-title":"Proc. of ERSA"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.33"},{"key":"e_1_3_2_1_15_1","first-page":"108","article-title":"RMB - A reconfigurable multiple bus network","author":"ElGindy H.","year":"1996","unstructured":"H. ElGindy , H. Schroder , A. Spray , A. Somani , and H. Schmeck , \" RMB - A reconfigurable multiple bus network ,\" in Proc. of HPCA , 1996 , pp. 108 -- 117 . H. ElGindy, H. Schroder, A. Spray, A. Somani, and H. Schmeck, \"RMB - A reconfigurable multiple bus network,\" in Proc. of HPCA, 1996, pp. 108--117.","journal-title":"Proc. of HPCA"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008899229802"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.40"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044902"},{"key":"e_1_3_2_1_19_1","first-page":"472","article-title":"Combined system synthesis and communication architecture exploration for MPSoCs","author":"Lukasiewycz M.","year":"2009","unstructured":"M. Lukasiewycz , M. Streub\u00fchr , M. Gla\u00df , C. Haubelt , and J. Teich , \" Combined system synthesis and communication architecture exploration for MPSoCs ,\" in Proc. of DATE , 2009 , pp. 472 -- 477 . M. Lukasiewycz, M. Streub\u00fchr, M. Gla\u00df, C. Haubelt, and J. Teich, \"Combined system synthesis and communication architecture exploration for MPSoCs,\" in Proc. of DATE, 2009, pp. 472--477.","journal-title":"Proc. of DATE"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.54"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2001576.2001808"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039393","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:36Z","timestamp":1750240476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":21,"alternative-id":["10.1145\/2039370.2039393","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039393","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}