{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:04Z","timestamp":1750307164687,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039410","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"257-266","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Reliability-aware placement in SRAM-based FPGA for voltage scaling realization in the presence of process variations"],"prefix":"10.1145","author":[{"given":"Shahinsdc","family":"Golshan","sequence":"first","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Khajeh","sequence":"additional","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eli","family":"Bozorgzadeh","sequence":"additional","affiliation":[{"name":"University of California at Irvine, irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmed","family":"Eltawil","sequence":"additional","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi J.","family":"Kurdahi","sequence":"additional","affiliation":[{"name":"University of California at Irvine, Irvine, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"International Technology Roadmap for Semiconductors www.itrs.net. 2008.  International Technology Roadmap for Semiconductors www.itrs.net. 2008."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.58"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996767"},{"key":"e_1_3_2_1_6_1","unstructured":"Altera White Paper \"Stratix III programmable Power\".  Altera White Paper \"Stratix III programmable Power\"."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391967"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"A. A. M. Bsoul etal \"Reliability- and Process Variation-Aware Placement for FPGAs \" in DATE 2010.   A. A. M. Bsoul et al. \"Reliability- and Process Variation-Aware Placement for FPGAs \" in DATE 2010.","DOI":"10.1109\/DATE.2010.5457107"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723143"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.53"},{"key":"e_1_3_2_1_12_1","unstructured":"A. Mathur C. L. Liu \"Timing-Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancementin FPGAs \" in DATE 1996.  A. Mathur C. L. Liu \"Timing-Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancementin FPGAs \" in DATE 1996."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Amit Agarwal etal \"Fault Tolerant Placement and Defect Reconfiguration for nano-FPGAs \" in ICCAD 2008.   Amit Agarwal et al. \"Fault Tolerant Placement and Defect Reconfiguration for nano-FPGAs \" in ICCAD 2008.","DOI":"10.1109\/ICCAD.2008.4681655"},{"key":"e_1_3_2_1_14_1","unstructured":"XAPP151 Xilinx Application Note \"Virtex Configuration Architecture Advanced Users' Guide\".  XAPP151 Xilinx Application Note \"Virtex Configuration Architecture Advanced Users' Guide\"."},{"key":"e_1_3_2_1_15_1","unstructured":"XAPP093 Xilinx Application Note \"Dynamic Reconfiguration \" 1997.  XAPP093 Xilinx Application Note \"Dynamic Reconfiguration \" 1997."},{"key":"e_1_3_2_1_16_1","unstructured":"E. Bareisa etal \"Testing of FPGA Logic Cells \" in Elektronika IR Elektrotechnica 2004.  E. Bareisa et al. \"Testing of FPGA Logic Cells \" in Elektronika IR Elektrotechnica 2004."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"S. Lu etal \"Fault Detection and Fault Diagnosis Techniques for LookupTable FPGAs \" in VLSI Design 2002.  S. Lu et al. \"Fault Detection and Fault Diagnosis Techniques for LookupTable FPGAs \" in VLSI Design 2002.","DOI":"10.1080\/1065514021000012011"},{"volume-title":"International Symposium on VLSI Technology, Systems, and Applications","year":"1999","author":"Wu C.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233511"},{"volume-title":"Cambridge University Press","year":"1998","author":"Taur Y.","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(98)00053-5"},{"key":"e_1_3_2_1_22_1","unstructured":"http:\/\/www.eas.asu.edu\/~ptm. {Online}. Predictive Technology Model (PTM)  http:\/\/www.eas.asu.edu\/~ptm. {Online}. Predictive Technology Model (PTM)"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Vaughn Betz etal Architecture and CAD for Deep-Submicron FPGAs. KLUWER Academic Publishers 1999.   Vaughn Betz et al. Architecture and CAD for Deep-Submicron FPGAs. KLUWER Academic Publishers 1999.","DOI":"10.1007\/978-1-4615-5145-4"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039410","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039410","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:36Z","timestamp":1750240476000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039410"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":23,"alternative-id":["10.1145\/2039370.2039410","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039410","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}