{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:04Z","timestamp":1750307164842,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039418","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"315-324","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting temporal decoupling to accelerate trace-driven NoC emulation"],"prefix":"10.1145","author":[{"given":"Gummidipudi","family":"Krishnaiah","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.V.N.","family":"Silpa","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anshul","family":"Kumar","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Delhi, New Delhi, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"C-to-Silicon compiler. http:\/\/www.cadence.com.  C-to-Silicon compiler. http:\/\/www.cadence.com."},{"key":"e_1_3_2_1_2_1","unstructured":"http:\/\/www.xilinx.com\/univ\/xupv2p.html.  http:\/\/www.xilinx.com\/univ\/xupv2p.html."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1326073.1326133"},{"key":"e_1_3_2_1_5_1","volume-title":"Morgan Kaufmann Pub.","author":"Dally W.","year":"2003","unstructured":"W. Dally and B. Towles . Principles and Practices of Interconnection Networks . Morgan Kaufmann Pub. , 2003 . W. Dally and B. Towles. Principles and Practices of Interconnection Networks. Morgan Kaufmann Pub., 2003."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CIT.2010.67"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.74"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_3_2_1_10_1","volume-title":"RSIM: An execution-driven simulator for ilp-based shared-memory multiprocessors and uniprocessors","author":"Pai V. S.","year":"1997","unstructured":"V. S. Pai , P. Ranganathan , and S. V. Adve . RSIM: An execution-driven simulator for ilp-based shared-memory multiprocessors and uniprocessors , 1997 . V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM: An execution-driven simulator for ilp-based shared-memory multiprocessors and uniprocessors, 1997."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344685"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217521"},{"key":"e_1_3_2_1_13_1","volume-title":"Parallel and Distributed Processing","author":"Puente V.","year":"2000","unstructured":"V. Puente , J. Prellezo , C. Izu , J. Gregorio , and R. Beivide . A case study of trace-driven simulation for analyzing interconnection networks: cc-NUMAs with ILP processors . In Parallel and Distributed Processing , 2000 . V. Puente, J. Prellezo, C. Izu, J. Gregorio, and R. Beivide. A case study of trace-driven simulation for analyzing interconnection networks: cc-NUMAs with ILP processors. In Parallel and Distributed Processing, 2000."},{"key":"e_1_3_2_1_14_1","volume-title":"WARFP","author":"Schelle G.","year":"2006","unstructured":"G. Schelle and D. Grunwald . Onchip interconnect exploration for multicore processors utilizing FPGAs . In WARFP 2006 . G. Schelle and D. Grunwald. Onchip interconnect exploration for multicore processors utilizing FPGAs. In WARFP 2006."},{"key":"e_1_3_2_1_15_1","volume-title":"SPLASH: Stanford parallel applications for shared-memory*. Technical report","author":"Singh J. P.","year":"1992","unstructured":"J. P. Singh , W. Weber , and A. Gupta . SPLASH: Stanford parallel applications for shared-memory*. Technical report , 1992 . J. P. Singh, W. Weber, and A. Gupta. SPLASH: Stanford parallel applications for shared-memory*. Technical report, 1992."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127957"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.18"},{"key":"e_1_3_2_1_19_1","volume-title":"Micro","author":"Wang H.","year":"2002","unstructured":"H. Wang , X. Zhu , L. S. Peh , and S. Malik . Orion: A power-performance simulator for interconnection networks . In Micro 2002 . H. Wang, X. Zhu, L. S. Peh, and S. Malik. Orion: A power-performance simulator for interconnection networks. In Micro 2002."},{"key":"e_1_3_2_1_20_1","author":"Baker W. I","year":"1996","unstructured":"W. I . Baker , A. Mahmood , and B. Carlson . Parallel event-driven logic simulation algorithms: Tutorial and comparative evaluation. In IEEE Journal on Circuits, Devices and Systems , 1996 . W. I . Baker, A. Mahmood, and B. Carlson. Parallel event-driven logic simulation algorithms: Tutorial and comparative evaluation. In IEEE Journal on Circuits, Devices and Systems, 1996.","journal-title":"In IEEE Journal on Circuits, Devices and Systems"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879006"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039418","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:37Z","timestamp":1750240477000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039418"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":21,"alternative-id":["10.1145\/2039370.2039418","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039418","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}