{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:26:04Z","timestamp":1750307164824,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,10,9]],"date-time":"2011-10-09T00:00:00Z","timestamp":1318118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,10,9]]},"DOI":"10.1145\/2039370.2039425","type":"proceedings-article","created":{"date-parts":[[2011,10,11]],"date-time":"2011-10-11T14:29:11Z","timestamp":1318343351000},"page":"355-364","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Branch penalty reduction on IBM cell SPUs via software branch hinting"],"prefix":"10.1145","author":[{"given":"Jing","family":"Lu","sequence":"first","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yooseong","family":"Kim","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuan","family":"Huang","sequence":"additional","affiliation":[{"name":"Arizona State University, Tempe, AZ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,10,9]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"GNU Toolchain 4.1.1 and GDB for the Cell BE's PPU\/SPU. http:\/\/www.bsc.es\/plantillaH.php?cat_id=304.  GNU Toolchain 4.1.1 and GDB for the Cell BE's PPU\/SPU. http:\/\/www.bsc.es\/plantillaH.php?cat_id=304."},{"key":"e_1_3_2_1_2_1","unstructured":"IBM Full-System Simulator for Cell BE. http:\/\/www.alphaworks.ibm.com\/tech\/cellsystemsim.  IBM Full-System Simulator for Cell BE. http:\/\/www.alphaworks.ibm.com\/tech\/cellsystemsim."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278668"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879015"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043275"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/155090.155119"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1887695.1887728"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.33"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"e_1_3_2_1_10_1","unstructured":"J. Gustafsson A. Betts A. Ermedahl and B. Lisper. The M\u00e4lardalen WCET benchmarks - past present and future. pages 137--147 Brussels Belgium July 2010. OCG.  J. Gustafsson A. Betts A. Ermedahl and B. Lisper. The M\u00e4lardalen WCET benchmarks - past present and future. pages 137--147 Brussels Belgium July 2010. OCG."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.26"},{"key":"e_1_3_2_1_12_1","unstructured":"IBM. Cell Broadband Engine Programming Handbook including PowerXCell 8i. https:\/\/www-01.ibm.com\/chips\/techlib\/techlib.nsf\/techdocs\/7A77CCDF14FE7%0D5852575CA0074E8ED.  IBM. Cell Broadband Engine Programming Handbook including PowerXCell 8i. https:\/\/www-01.ibm.com\/chips\/techlib\/techlib.nsf\/techdocs\/7A77CCDF14FE7%0D5852575CA0074E8ED."},{"key":"e_1_3_2_1_13_1","unstructured":"IBM. IBM Cell SDK 3.1. http:\/\/www.ibm.com\/developerworks\/power\/cell.  IBM. IBM Cell SDK 3.1. http:\/\/www.ibm.com\/developerworks\/power\/cell."},{"key":"e_1_3_2_1_14_1","unstructured":"Dual-Core Intel Itanium Processor 9000 and 9100 Series. http:\/\/download.intel.com\/design\/itanium\/downloads\/314054.pdf 2007.  Dual-Core Intel Itanium Processor 9000 and 9100 Series. http:\/\/download.intel.com\/design\/itanium\/downloads\/314054.pdf 2007."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876441"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2010.5540773"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/1148882.1148891"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/309758.309768"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.543768"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"e_1_3_2_1_21_1","first-page":"569","volume-title":"SDRM: Simultaneous Determination of Regions and Function-to-Region Mapping for Scratchpad Memories. In HIPC 2008: International Conference on High Performance Computing","author":"Pabalkar A.","year":"2008"},{"key":"e_1_3_2_1_22_1","unstructured":"B. Sinharoy and S. W. White. Use of software hint for branch prediction in the absence of hint bit in the branch instruction. http:\/\/www.freepatentsonline.com\/6971000.html.  B. Sinharoy and S. W. White. Use of software hint for branch prediction in the absence of hint bit in the branch instruction. http:\/\/www.freepatentsonline.com\/6971000.html."},{"key":"e_1_3_2_1_23_1","first-page":"295","volume-title":"in 29th Annual International Symposium on Computer Architecture","author":"Stephen A. S.","year":"2002"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178251"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192725"}],"event":{"name":"ESWeek '11: Seventh Embedded Systems Week","sponsor":["CEDA","SIGBED ACM Special Interest Group on Embedded Systems","SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Taipei Taiwan","acronym":"ESWeek '11"},"container-title":["Proceedings of the seventh IEEE\/ACM\/IFIP international conference on Hardware\/software codesign and system synthesis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039425","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2039370.2039425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:37Z","timestamp":1750240477000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2039370.2039425"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10,9]]},"references-count":25,"alternative-id":["10.1145\/2039370.2039425","10.1145\/2039370"],"URL":"https:\/\/doi.org\/10.1145\/2039370.2039425","relation":{},"subject":[],"published":{"date-parts":[[2011,10,9]]},"assertion":[{"value":"2011-10-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}