{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:39:55Z","timestamp":1771702795292,"version":"3.50.1"},"reference-count":38,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2011,11,1]],"date-time":"2011-11-01T00:00:00Z","timestamp":1320105600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2011,11]]},"abstract":"<jats:p>This article presents a reconfigurable network-on-chip architecture called ReNoC, which is intended for use in general-purpose multiprocessor system-on-chip platforms, and which enables application-specific logical NoC topologies to be configured, thus providing both efficiency and flexibility. The article presents three novel algorithms that synthesize an application-specific NoC topology, map it onto the physical ReNoC architecture, and create deadlock-free, application-specific routing algorithms. We apply our algorithms to a mixture of real and synthetic applications and target three different physical architectures. Compared to a conventional NoC, ReNoC reduces power consumption by up to 58% on average.<\/jats:p>","DOI":"10.1145\/2043662.2043669","type":"journal-article","created":{"date-parts":[[2011,11,30]],"date-time":"2011-11-30T13:58:46Z","timestamp":1322661526000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":16,"title":["The ReNoC Reconfigurable Network-on-Chip"],"prefix":"10.1145","volume":"10","author":[{"given":"Matthias Bo","family":"Stuart","sequence":"first","affiliation":[{"name":"Technical University of Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikkel Bystrup","family":"Stensgaard","sequence":"additional","affiliation":[{"name":"Technical University of Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Spars\u00f8","sequence":"additional","affiliation":[{"name":"Technical University of Denmark"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2011,11]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201907)","author":"Al Faruque M. A."},{"key":"e_1_2_1_2_1","unstructured":"Asanovic K. Bodik R. Catanzaro B. C. Gebis J. J. Husbands P. Keutzer K. Patterson D. A. Plishker W. L. Shalf J. Williams S. W. and Yelick K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB\/EECS-2006-183 EECS Department University of California Berkeley. Asanovic K. Bodik R. Catanzaro B. C. Gebis J. J. Husbands P. Keutzer K. Patterson D. A. Plishker W. L. Shalf J. Williams S. W. and Yelick K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB\/EECS-2006-183 EECS Department University of California Berkeley."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016765"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.6"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.7"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"e_1_2_1_10_1","volume-title":"Nocout: Noc topology generation with mixed packet-switched and point-to-point networks. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC\u201908)","author":"Chan J.","year":"2008"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 21st International Conference on Computer Design. 536--539","author":"Dall\u2019Osso M."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.17"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"e_1_2_1_14_1","unstructured":"Dally W. J. and Towles B. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann San Francisco CA. Dally W. J. and Towles B. 2003. Principles and Practices of Interconnection Networks . Morgan Kaufmann San Francisco CA."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 1st International Workshop on Network on Chip Architectures. 2--4.","author":"Duato J.","year":"2008"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.612253"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.45"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"e_1_2_1_20_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201907)","author":"Hansson A."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.103"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775943"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the Conference on Design, Automation and Test in Europe (DATE\u201904)","author":"Millberg M.","year":"2089"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071468"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120737"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237140"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176289"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the 2nd Workshop on Embedded Systems (Progress\u201901)","author":"Rijpkema E."},{"key":"e_1_2_1_32_1","unstructured":"Salminen E. Grecu C. H\u00e4m\u00e4l\u00e4inen T. D. and Ivanov A. 2008. Network-on-Chip benchmark specification part 1: Application modelling and hardware description version 1.0. Tech. rep. OCP (http:\/\/www.ocpip.org). Salminen E. Grecu C. H\u00e4m\u00e4l\u00e4inen T. D. and Ivanov A. 2008. Network-on-Chip benchmark specification part 1: Application modelling and hardware description version 1.0. Tech. rep. OCP (http:\/\/www.ocpip.org)."},{"key":"e_1_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Spars\u00f8 J. and Furber S. Eds. 2001. Principles of Asynchronous Circuit Design -- A Systems Perspective. Kluwer Academic Publishers. Spars\u00f8 J. and Furber S. Eds. 2001. Principles of Asynchronous Circuit Design -- A Systems Perspective . Kluwer Academic Publishers.","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2003.813040"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the 2nd ACM\/IEEE International Symposium on Networks-on-Chip (NOCS\u201908)","author":"Stensgaard M. B."},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the Norchip Conference. 1--4.","author":"Stuart M. B."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629500"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2043662.2043669","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2043662.2043669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T09:54:19Z","timestamp":1750240459000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2043662.2043669"}},"subtitle":["Architecture, Configuration Algorithms, and Evaluation"],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":38,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2011,11]]}},"alternative-id":["10.1145\/2043662.2043669"],"URL":"https:\/\/doi.org\/10.1145\/2043662.2043669","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"value":"1539-9087","type":"print"},{"value":"1558-3465","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,11]]},"assertion":[{"value":"2009-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2010-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-11-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}